

Chapter 8

Test Compression

Acknowledgements:

**Mainly based on the lecture notes of
Chapter 6, “VLSI Test Principles and Architectures”**

ch8-1

What is this Chapter about?

- ❑ **Introduce the basic concepts of test data compression**
- ❑ **Focus on stimulus compression and response compaction techniques**
- ❑ **Present and discuss commercial tools on test compression**

ch8-2

Test Compression

- ❑ Introduction
- ❑ Test Stimulus Compression
- ❑ Test Response Compaction
- ❑ Industry Practices
- ❑ Concluding Remarks


ch8-3

Introduction

- ❑ **Why do we need test compression?**
 - Test data volume
 - Test time
 - Test pins
- ❑ **Why can we compress test data?**
 - Test vectors have a lot of “don’t care” (X’s)

ch8-4

Test Data Volume v.s. Gate Count



(Source: Blyler, *Wireless System Design*, 2001)

ch8-5

Test Compression Categories

❑ Test Stimulus Compression


- (1) Code-based schemes
- (2) Linear-decompression-based schemes
- (3) Broadcast-scan-based schemes

❑ Test Response Compaction

- Space compaction
- Time compaction
- Mixed time and space compaction

ch8-6

Architecture for Test Compression



ch8-7


Test Stimulus Compression

- ➡ ☐ **Code-based schemes**
 - Dictionary code (fixed-to-fixed)
 - Huffman code (fixed-to-variable)
 - Run-length code (variable-to-fixed)
 - Golomb code (variable-to-variable)
- ☐ **Linear-decompression-based schemes**
- ☐ **Broadcast-scan-based schemes**

ch8-8

Dictionary Code

□ Dictionary code (fixed-to-fixed)



A test vector is considered as a **two-dimensional image**
In multiple scan chains (e.g., n scan chains as shown)

ch8-9

Huffman Code

□ Huffman code (fixed-to-variable)

Symbol	Frequency	Pattern	Huffman Code	Selective Code
S_0	22	0010	10	10
S_1	13	0100	00	110
S_2	7	0110	110	111
S_3	5	0111	010	00111
S_4	3	0000	0110	00000
S_5	2	1000	0111	01000
S_6	2	0101	11100	00101
S_7	1	1011	111010	01011
S_8	1	1100	111011	01100
S_9	1	0001	111100	00001
S_{10}	1	1101	111101	01101
S_{11}	1	1111	111110	01111
S_{12}	1	0011	111111	00011
S_{13}	0	1110	—	—
S_{14}	0	1010	—	—
S_{15}	0	1001	—	—

Each is code from ATE


A test vector is partitioned into a number of 4-bit patterns

ch8-10

Huffman Tree


(More Frequent Symbol, Shorter Code)

□ Huffman code (fixed-to-variable)



Run-Length Code

□ Run-length code (variable-to-fixed)



Golomb Code

□ Golomb code (variable-to-variable)

Group	Run-Length	Group Prefix	Tail	Codeword
A_1	0	0	00	000
	1		01	001
	2		10	010
	3		11	011
A_2	4	10	00	1000
	5		01	1001
	6		10	1010
	7		11	1011
A_3	8	110	00	11000
	9		01	11001
	10		10	11010
	11		11	11011
...

ch8-13

Example of Golomb Code

□ Golomb code (variable-to-variable)

$T_D = 001\ 00001\ 0001\ 00001\ 00001\ 0000\ 01\ 001\ 00000001\ 00\ 01$
 $\underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}} \underbrace{\hspace{1cm}}$
 $l_1=2\ l_2=4\ l_3=3\ l_4=4\ l_5=4\ l_6=5\ l_7=2\ l_8=7\ l_9=3$

Using Golomb code shown in Table 6.4

$T_E = 010\ 1000\ 011\ 1000\ 1000\ 1001\ 010\ 1011\ 011$

The length of T_D is 43 bits

The length of T_E is 32 bits

ch8-14

Test Stimulus Compression


- ❑ Code-based schemes
- ➡ ❑ Linear-decompression-based schemes
- ❑ Broadcast-scan-based schemes

ch8-15

Linear-Decompression-Based Schemes

Seed of LFSR: (X_1, X_2, X_3, X_4)

Compressed
Test vector
To be applied
From ATE



$$\begin{aligned} Z_9 &= X_1 \oplus X_4 \oplus X_9 \\ Z_{10} &= X_1 \oplus X_2 \oplus X_5 \oplus X_6 \\ Z_{11} &= X_2 \oplus X_3 \oplus X_5 \oplus X_7 \oplus X_8 \\ Z_{12} &= X_3 \oplus X_7 \oplus X_{10} \end{aligned}$$

$$\begin{aligned} Z_5 &= X_3 \oplus X_7 \\ Z_6 &= X_1 \oplus X_4 \\ Z_7 &= X_1 \oplus X_2 \oplus X_5 \oplus X_6 \\ Z_8 &= X_2 \oplus X_5 \oplus X_8 \end{aligned}$$

$$\begin{aligned} Z_1 &= X_2 \oplus X_5 \\ Z_2 &= X_3 \\ Z_3 &= X_1 \oplus X_4 \\ Z_4 &= X_1 \oplus X_6 \end{aligned}$$

ch8-16

Matrix Form (Linear-Decompression-Based Schemes)

$$\begin{array}{c} \text{Decompressor} \\ \text{Matrix (?)} \end{array}
 \begin{bmatrix} 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}
 \begin{array}{c} \text{Compressed Test Vector + Seed (?)} \\ \uparrow \\ \begin{bmatrix} X_1 \\ X_2 \\ X_3 \\ X_4 \\ X_5 \\ X_6 \\ X_7 \\ X_8 \\ X_9 \\ X_{10} \end{bmatrix} \end{array}
 =
 \begin{bmatrix} Z_1 \\ Z_2 \\ Z_3 \\ Z_4 \\ Z_5 \\ Z_6 \\ Z_7 \\ Z_8 \\ Z_9 \\ Z_{10} \\ Z_{11} \\ Z_{12} \end{bmatrix}
 \begin{array}{c} \text{Original} \\ \text{Test} \\ \text{Vector} \\ \text{(Given)} \end{array}$$

ch8-17

Solving Linear Decompressor & Its Seed


$$\begin{array}{c} Z = 1-011-000000 \quad (Z \text{ is Test Vector}) \\ \begin{bmatrix} 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \end{bmatrix} \left| \begin{array}{c} 1 \\ 0 \\ 1 \\ 1 \\ 0 \end{array} \right. \end{array} \xrightarrow{\text{Gaussian Elimination}} \begin{array}{c} X = 0111000001 \\ \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix} \left| \begin{array}{c} 0 \\ 1 \\ 1 \\ 1 \\ 1 \end{array} \right. \end{array}$$

(Z Vector with only care bits) Pivot elements indicated in circles

$$\begin{array}{c} Z = 1-0-1-000000 \\ \begin{bmatrix} 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix} \left| \begin{array}{c} 1 \\ 0 \\ 1 \end{array} \right. \end{array} \xrightarrow{\text{Gaussian Elimination}} \begin{array}{c} X = \text{No Solution} \\ \begin{bmatrix} 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix} \left| \begin{array}{c} 0 \\ 1 \\ 1 \end{array} \right. \end{array}$$


ch8-18

Hardware for Linear-Decompressor



ch8-19

XOR Network: a 3-to-5 Example



ch8-20


Test Stimulus Compression

- ❑ Code-based schemes
- ❑ Linear-decompression-based schemes
- ➡ ❑ Broadcast-scan-based schemes

ch8-21

Basic Concept: Broadcast-Scan


$\{SC_1, SC_2, \dots, SC_k\}$ shares the same test patterns applied by ATE



ch8-22

ATPG Supporting Broadcast-Scan

- Force ATPG tool to generate patterns for broadcast scan (by binding certain PI's together)



ch8-23

Reconfigurable Broadcast Scan

- **Reconfigurable broadcast scan**
 - **Static reconfiguration**
 - The reconfiguration can only be done when a new pattern is to be applied
 - **Dynamic reconfiguration**
 - The configuration can be changed while scanning in a pattern

ch8-24

Broadcast-Scan Based Scheme

- First configuration is: 1-→{2,3,6}, 2-→{7}, 3-→{5,8}, 4-→{1,4}
- Second configuration is: 1-→{1,6}, 2-→{2,4}, 3-→{3,5,7,8}

Scan Chain 1	1	X	1	X	X	X	0	0	X	X
Scan Chain 2	X	X	0	X	1	0	X	1	X	1
Scan Chain 3	X	X	X	X	1	1	1	X	X	1
Scan Chain 4	1	1	X	X	0	0	0	X	0	1
Scan Chain 5	0	X	1	X	X	X	X	X	X	X
Scan Chain 6	X	0	X	1	X	0	X	0	0	X
Scan Chain 7	0	X	0	X	X	1	1	X	X	X
Scan Chain 8	X	X	1	X	X	X	X	1	X	X

First Partition

Second Partition


ch8-25

Compatibility Graph – Finding Cliques

Original Test Pattern

Scan Chain 1	1	X	1	X	X
Scan Chain 2	X	X	0	X	1
Scan Chain 3	X	X	X	X	1
Scan Chain 4	1	1	X	X	0
Scan Chain 5	0	X	1	X	X
Scan Chain 6	X	0	X	1	X
Scan Chain 7	0	X	0	X	X
Scan Chain 8	X	X	1	X	X

First Partition



Cliques (fully connected sub-graphs):

(1){SC2, SC3, SC6, SC7} → (000X1)


(2){SC5, SC8} → (0X1XX)

(3){SC1, SC4} → (111X0)

→ Overall 8 sub-patterns down to 3

ch8-26

Broadcast-Scan Based Scheme



ch8-27


Test Response Compaction (or Called Output Compaction)

- ☐ Space compaction
- ☐ Time compaction
- ☐ Mixed time and space compaction

Unlike lossless input stimulus compression,
Output compaction is often lossy, leading to aliasing...

ch8-28

Test Response Compaction



ch8-29

Space (Output) Compaction

- ❑ **Space (output) compaction**
 - Zero-aliasing output compaction
 - X-compactor
 - X-blocking & X-masking techniques
 - X-impact-aware ATPG

ch8-30

Zero-Aliasing Output Compaction

Theorem 6.1


For any test set T , for a circuit that implements function C , there exists a zero-aliasing output space compactor for C with q outputs where $q = \lceil \log_2(|T| + 1) \rceil$.

Theorem 6.2

Let G be a response graph. If G is 2^q colorable, then there exists a q -output zero-aliasing space compactor for the circuit C .

ch8-31


Example: Response Graph



ch8-32

Architecture of X-Compactor

□ X-compactor with 8 inputs and 5 outputs



ch8-33

X-compact Matrix

	Out1	Out2	Out3	Out4	Out5	
	1	1	1	0	0	SC1 → SC1 drives {Out1, Out2, Out3}
	1	0	1	1	0	SC2
	1	1	0	1	0	SC3
	1	1	0	0	1	SC4
	1	0	1	0	1	SC5
	1	0	0	1	1	SC6
	0	1	0	1	1	SC7
	0	0	1	1	1	SC8

$M =$

Matrix Form:

$$SC_{1 \times 8} \cdot M_{8 \times 5} = \begin{bmatrix} Out1 \\ Out2 \\ Out3 \\ Out4 \\ Out5 \end{bmatrix} = Out_{5 \times 1}$$

$SC = [SC1 \ SC2 \ SC3 \ SC4 \ SC5 \ SC6 \ SC7 \ SC8]$

ch8-34

X-Blocking or Masking Techniques


□ X-blocking (or X-bounding, X-avoiding)

- X's can be blocked before reaching the response compactor
- To ensure that no X's will be observed
- May still have fault coverage loss
- Add area overhead and may impact delay

ch8-35


X-Blocking by Selection

- Illustration of the X-blocking scheme



ch8-36


X-Masking by Masking Logic



When there is an X in a scan chain output, a controlling value, i.e., '1' in this example, is issued to mask it out

ch8-37

X-Tolerance by Counter-Based Output Selection



Dynamic path means counter operation can be changed at any scan cycle

ch8-38

X-Impact-Aware ATPG

□ Concept


- Simply use ATPG to algorithmically handle the impact of residual X's on the space compactor
- Without adding any extra circuitry

ch8-39

Example: Handling X in ATPG

Path (G5→G6→SC4→G8→q) might be contaminated by 'X' at f


- (1) Propagate the fault effect through (f1→G3→G2→SC2→G7→p) → b=0, c=1
- (2) Kill the X by assigning g to '1' → SC4=0 → q is observable



ch8-40

Output-Compactor-Aware ATPG

- $f_2/1$ fault could be masked as propagated to p
- Block aliasing by assigning a to '0'





ch8-41

Time Compaction

- Time compaction
 - A time compactor uses sequential logic to compact test responses
 - MISR is most widely adopted
 - n -stage MISR can be described by specifying a *characteristic polynomial* of degree n

ch8-42

Multiple-Input Signature Register




M_0	1 0 0 1 0
M_1	0 1 0 1 0
M_2	1 1 0 0 0
M_3	1 0 0 1 1
M	1 0 0 1 1 0 1 1

ch8-43

Mixed Time & Space Compaction

Mixed time and space compaction



ch8-44

Industry Practices

- ❑ OPMISR+
- ❑ Embedded Deterministic Test
- ❑ Virtual Scan and UltraScan
- ❑ Adaptive Scan
- ❑ ETCompression


ch8-45

Industry Solutions Categories

- ❑ **Linear-decompression-based schemes**
 - Two steps
 - ETCompression, LogicVision
 - TestKompress, Mentor Graphics
 - SOCBIST, Synopsys
- ❑ **Broadcast-scan-based schemes**
 - Single step
 - SPMISR+, Cadence
 - VirtualScan and UltraScan, SynTest
 - DFT MAX, Synopsys


ch8-46

General Scan Architecture for OPMISR+



ch8-47

EDT (TestKompression) Architecture



ch8-48

Concluding Remarks

■ **Test compression is**

- **An effective method for reducing test data volume and test application time with relatively small cost**
- **An effective test structure for embedded hard cores**
- **Easy to implement and capable of producing high-quality tests**
- **Successful as part of standard design flow**

ch8-49