Chapter 6

Delay Testing

Acknowledgements:
Mainly based on the lecture notes of
"VLSI Test Principles and Architectures"


ch6-1


Introduction of Delay Testing


- □ Delay Faulty:
 - Fault that cause delay across a circuit to violate certain timing constraint
- □ Delay Fault Models:
 - Path delay fault
 - Too much delay along a path
 - Transition fault (or Gate delay fault)
 - Too much delay across a particular gate

Applications of Delay Tests

- □ Launch-off shifting (LOS)
 - Aka (also known as) skewed-load
 - v1 is arbitrary, v2 is derived by a 1-bit shift of v1
- □ Launch-off capture (LOC)
 - Aka broadside or double-capture
 - v1 is arbitrary, v2 is derived from v1 through the circuit function









Transition Fault Model

- Assumption:
 - a large/gross delay is present at a circuit node
- □ Path independence:
 - Irrespective of which path the effect is propagated, the gross delay defect will be arriving late at an observable point
- De-facto standard in Industry
 - Simple and the number of faults is linear to circuit size
 - Also needs 2 vectors to test a fault
- □ Formulation of transition-fault test generation:
 - Node x slow-to-rise (x-STR) can be modeled simply as two stuck-at faults
 - (1) First time-frame: x/1 needs to be excited
 - (2) Second time-frame: x/0 needs to be excited and propagated





Summary

- More and more ICs require delay testing (or called timing testing, performance testing), to ensure that an IC can perform up to its target speed.
- □ Better understand what LOS, LOC means, since It's industrial practice.
- □ Some IC, e.g., CPU, needs to go through speed binning process, to determine the "quality bin" of each IC and its sell price.
- Delay test is still a tough issue and still evolving.
 Rigorous delay testing also aims to detect "small defects" so as to reduce the test escape of latent defects that might hurt an IC's reliability in its field.