國立清華大學電機系

EE-6250

超大型積體電路測試 VLSI Testing



Chapter 4 Automatic Test Pattern Generation

General ATPG Flow

- ATPG (Automatic Test Pattern Generation)
 - Generate a set of vectors for a set of target faults
- Basic flow

Initialize the vector set to NULL

Repeat

Generate a new test vector

Evaluate fault coverage for the test vector

If the test vector is acceptable, then add it to the vector set


Until required fault coverage is obtained

- To accelerate the ATPG
 - Random patterns are often generated first to detect easyto-detect faults, then a deterministic TG is performed to generate tests for the remaining faults

Combinational ATPG

- Test Generation (TG) Methods
 - Based on Truth Table
 - Based on Boolean Equation
 - Based on Structural Analysis
- Milestone Structural ATPG Algorithms
 - D-algorithm [Roth 1967]
 - 9-Valued D-algorithm [Cha 1978]
 - **PODEM** [Goel 1981]
 - FAN [Fujiwara 1983]


ch4-3



2



Ex: How to generate tests for the stuck-at 0 fault (fault α)?



abc	f	$\textbf{f}\alpha$
000	0	0
001	0	0
010	0	0
011	0	0
100	0	0
101	1	1
110	1	0
111	1	1

ch4-5

x stuck-at 0

Test Generation Methods

(Using Boolean Equation)

f = ab+ac, $f\alpha = ac$

 T_{α} = the set of all tests for fault α

 $= ON_set(f \oplus f\alpha)$

= ON_set(f) * OFF_set(f α) + OFF_set(f) * ON_set(f α)

= $\{(a,b,c) \mid (ab+ac)(ac)' + (ab+ac)'(ac) = 1\}$ Boolean equation

 $= \{(a,b,c) \mid abc'=1\}$

 $= \{ (110) \}.$

High complexity !!

Since it needs to compute the faulty function for each fault.


ON_set(f): All input combinations to which f evaluates to 1. OFF_set(f): All input combinations to which f evaluates to 0. Note: a function is characterized by its ON_SET


Boolean Difference


- Physical Meaning of Boolean Difference
 - For a logic function $F(X)=F(x_1,...,x_i,...,x_n)$, find all the input combinations that make a value-change at x_i also cause a value-change at F.
- Logic Operation of Boolean Difference
 - The Boolean difference of F(X) w.r.t. input xi is


$$\begin{aligned} dF(x)/dx_i &= F_i(0) \oplus F_i(1) = F_i(0) \cdot F_i(1)' + F_i(0)' \cdot F_i(1) \\ & \text{Where} \\ F_i(0) &= F(x_1, ..., 0, ..., x_n) \\ F_i(1) &= F(x_1, ..., 1, ..., x_n) \end{aligned}$$

• Illustrations of Boolean Difference










.5

Test Generation By Boolean Difference (con't)

Case 2: Faults are present at internal lines.



G(i.e., F with h floating) = h + ac
dG/dh = G(h=0)
$$\oplus$$
G(h=1) = (ac \oplus 1) = (a'+c')

Test-set for h s-a-1 is

$$\{ (a,b,c)| \ h' \bullet (a'+c')=1 \ \} = \{ \ (a,b,c)| \ (a'+b') \bullet (a'+c')=1 \ \} = \{ \ (0xx), \ (x00) \ \}.$$

Test-set for h s-a-0 is

$$\{(a,b,c)| \frac{h}{t} \cdot \underline{(a'+c')} = 1\} = \{(110)\}.$$

For fault activation For fault sensitization


ch4-11

Outline

- Test Generation (TG) Methods
 - Based on Truth Table
 - Based on Boolean Equation
 - Based on Structural Analysis
- D-algorithm [Roth 1967]
 - 9-Valued D-algorithm [Cha 1978]
 - **PODEM** [Goel 1981]
 - FAN [Fujiwara 1983]

Test Generation Method (From Circuit Structure)

- Two basic goals
 - (1) Fault activation (FA)
 - (2) Fault propagation (FP)
 - Both of which requires Line Justification (LJ), I.e., finding input combinations that force certain signals to their desired values
- Notations:
 - 1/0 is denoted as D, meaning that good-value is 1 while faulty value is 0
 - Similarly, 0/1 is denoted D'
 - Both D and D' are called fault effects (FE)





ch4-13


Common Concepts for Structural TG


- Fault activation
 - Setting the faulty signal to either 0 or 1 is a Line Justification problem
- Fault propagation
 - (1) select a path to a PO → decisions
 - (2) Once the path is selected → a set of line justification (LJ) problems are to be solved
- Line Justification
 - Involves decisions or implications
 - Incorrect decisions: need backtracking

To justify c=1 \rightarrow a=1 and b=1 (implication) To justify c=0 \rightarrow a=0 or b=0 (decision)









Branch-and-Bound Search

Test Generation

- Is a branch-and-bound search
- Every decision point is a branching point
- If a set of decisions lead to a conflict (or bound), a backtrack is taken to explore other decisions
- A test is found when
 - (1) fault effect is propagated to a PO
 - (2) all internal lines are justified
- No test is found after all possible decisions are tried
 → Then, target fault is undetectable
- Since the search is exhaustive, it will find a test if one exists

For a combinational circuit, an undetectable fault is also a redundant fault \rightarrow Can be used to simplify circuit.

Implications


Implications

- Computation of the values that can be uniquely determined
 - Local implication: propagation of values from one line to its immediate successors or predecessors
 - Global implication: the propagation involving a larger area of the circuit and re-convergent fanout


Maximum Implication Principle


- Perform as many implications as possible
- It helps to either reduce the number of problems that need decisions or to reach an inconsistency sooner


ch4-19





11


















	484E12.6.2			STAR	
Decision	Implication	Comments	1	ı	ı
	a=0 h=1 b=1	Active the fault Unique D-drive	e=1	k=D' e'=0 j=1	Propagate via k
	c=1 g=D		l=1 m=1	,	Propagate via n
	i=D' d'=0	Propagate via i		n=D f'=0 f=1	
j=1		Propagate via n		m=D'	Contradiction
	n=D e' = 0 e=1		f=1	m=D' f'=0 l=1 n=D	Propagate via m




9-Value D-Algorithm

- Logic values (fault-free / faulty)
 - {0/0, 0/1, <mark>0/u</mark>, 1/0, 1/1, <mark>1/u</mark>, u/0, u/1, u/u},
 - where 0/u={0,D'}, 1/u={D,1}, u/0={0,D}, u/1={D',1}, u/u={0,1,D,D'}.

Advantage:

- Automatically considers multiple-path sensitization, thus reducing the amount of search in D-algorithm
- The speed-up is NOT very significant in practice because most faults are detected through singlepath sensitization



Final Step of 9-Value D-Algorithm

To derive the test vector

- A = $(0/1) \rightarrow 0$ (take the fault-free one)
- B = $(1/u) \to 1$
- C = (1/u) → 1
- D = (u/1) → 1
- E = (u/1) → 1
- F = (u/1) → 1

The final vector

- (A,B,C,D,E,F) = (0, 1, 1, 1, 1, 1)

Outline

- Test Generation (TG) Methods
 - Based on Truth Table
 - Based on Boolean Equation
 - Based on Structural Analysis
 - D-algorithm [Roth 1967]
 - 9-Valued D-algorithm [Cha 1978]
- **PODEM** [Goel 1981]
- FAN [Fujiwara 1983]


ch4-33

PODEM: Path-Oriented DEcision Making

- Fault Activation (FA) and Propagation (FP)
 - lead to sets of Line Justification (LJ) problems. The LJ problems can be solved via value assignments.
- In D-algorithm
 - TG is done through indirect signal assignment for FA, FP, and LJ, that eventually maps into assignments at PI's
 - The decision points are at internal lines
 - The worst-case number of backtracks is exponential in terms of the number of decision points (e.g., at least 2^k for k decision nodes)
- In PODEM
 - The test generation is done through a sequence of direct assignments at PI's
 - Decision points are at PIs, thus the number of backtracking might be fewer

Search Space of PODEM

- Complete Search Space
 - A binary tree with 2ⁿ leaf nodes, where n is the number of Pl's
- Fast Test Generation
 - Need to find a path leading to a SUCCESS terminal quickly



Objective() and Backtrace()

PODEM

- Also aims at establishing a sensitization path based on fault activation and propagation like D-algorithm
- Instead of justifying the signal values required for sensitizing the selected path, objectives are setup to guide the decision process at PI's
- Objective
 - is a signal-value pair (w, v_w)
- Backtrace
 - Backtrace maps a desired objective into a PI assignment that is likely to contribute to the achievement of the objective
 - Is a process that traverses the circuit back from the objective signal to PI's
 - The result is a PI signal-value pair (x, v_x)

往輸入端追蹤

No signal value is actually assigned during backtrace!

Objective Routine

- Objective Routine Involves
 - The selection of a D-frontier, G
 - The selection of an unspecified input gate of G

```
Objective() {

/* The target fault is ws-a-v*/

/* Let variable obj be a signal-value pair */

if (the value of w is x) obj = (w, v');

else {

select a gate (G) from the D-frontier;

select an input (j) of G with value x;

c = controlling value of G;

obj = (j, c');

}

return (obj);
}

ch4-37
```

後追蹤 Backtrace Routine

- Backtrace Routine
 - Involves finding an all-x path from objective site to a PI, I.e., every signal in this path has value x

```
Backtrace(w, v<sub>w</sub>) {

/* Maps objective into a PI assignment */

G = w; /* objective node */

v = v<sub>w</sub>; /* objective value */

while (G is a gate output) { /* not reached PI yet */

inv = inversion of G;


select an input (j) of G with value x;


G = j; /* new objective node */


v = v⊕inv; /* new objective value */


}


/* G is a PI */ return (G, v);
}
```















Decision Tree in PODEM



- Decision node: the PI selected through backtrace for value assignment
- Branch: the value assignment to the selected PI

ch4-45

Terminating Conditions

D-algorithm

- Success:
 - (1) Fault effect at an output (D-frontier may not be empty)
 - (2) J-frontier is empty
- Failure:
 - (1) D-frontier is empty (all possible paths are false)
 - (2) J-frontier is not empty

PODEM

- Success:
 - · Fault effect seen at an output
- Failure:
 - Every PI assignment leads to failure, in which D-frontier is empty while fault has been activated

PODEM: Recursive Algorithm

```
PODEM () /* using depth-first-search */
    If(error at PO)
                          return(SUCCESS);
    If(test not possible) return(FAILURE);
    (k, v_k) = Objective();
                                   /* choose a line to be justified */
    (j, v_i) = Backtrace(k, v_k);
                                   /* choose the PI to be assigned */
                                   /* make a decision */
    Imply (j, v<sub>i</sub>);
    If ( PODEM()==SUCCESS )
                                   return (SUCCESS);
    Imply (j, v<sub>i</sub>');
                                   /* reverse decision */
    If ( PODEM()==SUCCESS )
                                  return(SUCCESS);
    Imply (j, x);
                                                 What PI to assign?
    Return (FAILURE);
end
                                         Recursive-call
                                                            Recursive-call
                                                             If necessary
ch4-47
```

Overview of PODEM

PODEM

- examines all possible input patterns implicitly but exhaustively (branch-and-bound) for finding a test
- It is complete like D-algorithm (I.e., will find one if a test exists)

Other Key Features

- No J-frontier, since there are no values that require justification
- No consistency check, as conflicts can never occur
- No backward implication, because values are propagated only forward
- Backtracking is implicitly done by simulation rather than by an explicit and time-consuming save/restore process
- Experimental results show that PODEM is generally faster than the D-algorithm

The Selection Strategy in PODEM

- In Objective() and Backtrace()
 - Selections are done arbitrarily in original PODEM
 - The algorithm will be more efficient if certain guidance used in the selections of objective node and backtrace path
- Selection Principle
 - Principle 1: Among several unsolved problems
 - → Attack the hardest one
 - Ex: to justify a '1' at an AND-gate output




- Principle 2: Among several solutions for solving a problem
 - → Try the easiest one
 - Ex: to justify a '1' at OR-gate output



ch4-49

Controllability As Guidance

- Controllability of a signal w
 - CY1(w): the probability that line w has value 1.
 - CYO(w): the probability that line w has value 0.
 - Example:
 - f = ab
 - Assume CY1(a)=CY0(a)=CY1(b)=CY0(b)=0.5
 - \rightarrow CY1(f)=CY1(a)xCY1(b)=0.25,
 - \rightarrow CY0(f)=CY0(a)+CY0(b)-CY0(a)xCY0(b)=0.75
- Example of Smart Backtracing
 - Objective (c, 1) \rightarrow choose path c \rightarrow a for backtracing
 - Objective (c, 0) \rightarrow choose path c \rightarrow a for backtracing



Testability Analysis

Applications

- To give an early warning about the testing problems that lie ahead
- To provide guidance in ATPG

Complexity

 Should be simpler than ATPG and fault simulation, i.e., need to be linear or almost linear in terms of circuit size

Topology analysis

- Only the structure of the circuit is analyzed
- No test vectors are involved
- Only approximate, reconvergent fanouts cause inaccuracy

ch4-51


SCOAP


(Sandia Controllability/Observability Analysis Program)

Computes six numbers for each node N

- CC⁰(N) and CC¹(N)
 - Combinational 0 and 1 controllability of a node N
- SC⁰(N) and SC¹(N)
 - Sequential 0 and 1 controllability of a node N
- CO(N)
 - Combinational observability
- SO(N)
 - Sequential observability

值越大→代表越困難





Controllability Measure (con't)

- CC⁰(N) and CC¹(N)
 - The number of combinational nodes that must be assigned values to justify a 0 or 1 at node N
- SC⁰(N) and SC¹(N)
 - The number of sequential nodes that must be assigned values to justify a 0 or 1 at node N

$$\begin{split} &CC^0(Y) = CC^0(x1) + CC^0(x2) + CC^0(x3) + 1 \\ &CC^1(Y) = min \left[\ CC^1(x1), \ CC^1(x2), \ CC^1(x3) \ \right] + 1 \\ &SC^0(Y) = SC^0(x1) + SC^0(x2) + SC^0(x3) \\ &SC^1(Y) = min \left[\ SC^1(x1), \ SC^1(x2), \ SC^1(x3) \ \right] \end{split}$$

ch4-55


Observability Measure


- CO(N) and SO(N)
 - The observability of a node N is a function of the output observability and of the cost of holding all other inputs at non-controlling values


Example: X1 observable: (Y observable) + (side-inputs 配合)


$$CO(x1) = CO(Y) + CC^{0}(x2) + CC^{0}(x3) + 1$$


 $SO(x1) = SO(Y) + SC^{0}(x2) + SC^{0}(x3)$























Outline

- Test Generation (TG) Methods
 - Based on Truth Table
 - Based on Boolean Equation
 - Based on Structural Analysis
 - D-algorithm [Roth 1967]
 - 9-Valued D-algorithm [Cha 1978]
 - **PODEM** [Goel 1981]
- **FAN** [Fujiwara 1983]

FAN (Fanout Oriented) Algorithm

• FAN

Introduces two major extensions to PODEM's backtracing algorithm

1st extension

Rather than stopping at PI's, backtracing in FAN may stop at an internal lines

2nd extension


 FAN uses multiple backtrace procedure, which attempts to satisfy a set of objectives simultaneously


ch4-67

Headlines and Bound Lines

Bound line

- A line reachable from at least one stem
- Free line
 - A line that is NOT bound line
- Head line
 - A free line that directly feeds a bound line






Why Stops at Head Lines?


- Head lines are mutually independent
 - Hence, for each given value combination at head lines, there always exists an input combination to realize it.
- FAN has two-steps
 - Step 1: PODEM using headlines as pseudo-PI's
 - Step 2: Generate real input pattern to realize the value combination at head lines.

Why Multiple Backtrace?

- Drawback of Single Backtrace
 - A PI assignment satisfying one objective →may preclude achieving another one, and this leads to backtracking
- Multiple Backtrace
 - Starts from a set of objectives (Current_objectives)
 - Maps these multiple objectives into a head-line assignment k=v_k that is likely to
 - Contribute to the achievement of a subset of the objectives
 - Or show that some subset of the original objectives cannot be simultaneously achieved



ch4-71



36

Multiple Backtrace Algorithm Mbacktrace (Current_objectives) { while (Current_objectives ≠ ∅) { remove one entry (k, v_k) from Current_objectives; switch (type of entry) { 1. HEAD_LINE: add (k, v_k) to Head_objectives; 2. FANOUT_BRANCH: j = stem(k); increment no. of requests at j for v_k; /* count 0s and 1s */ add j to Stem_objectives; 3. OTHERS: inv = inversion of k; c = controlling value of k; select an input (j) of k with value x; if $((v_k \oplus inv) == c)$ add(j, c) to Current_objectives; else { for every input (j) of k with value x add(j, c') to Current_objectives; } } TO BE CONTINUED ...

Multiple Backtrace (con't)

ch4-7

```
Mbacktrace (Current_objectives) {
    while (Current_objectives ≠ ∅) {body in previous page}
    if(Stem_objectives ≠ ∅) {
        remove the highest-level stem (k) from Stem_Objectives;
        v<sub>k</sub> = most requested value of k;
        /* recursive call here */
        add (k, v<sub>k</sub>) to Current_objectives;
        return (Mbacktrace(Current_objectives);
    }
    else {
        remove one objective (k, v<sub>k</sub>) from Head_objectives;
        return (k, v<sub>k</sub>)
    }
}
```

32

References

- [1] Sellers et al., "Analyzing errors with the Boolean difference", IEEE Trans. Computers, pp. 676-683, 1968.
- [2] J. P. Roth, "Diagnosis of Automata Failures: A Calculus and a Method", IBM Journal of Research and Development, pp. 278-291, July, 1966.
- [2'] J. P. Roth et al., "Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits", IEEE Trans. Electronic Computers, pp. 567-579, Oct. 1967.
- [3] C. W. Cha et al, "9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits", IEEE TC, pp. 193-200, March, 1978.
- [4] P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits", IEEE Trans. Computers, pp. 215-222, March, 1981.
- [5] H. Fujiwara and T. Shimono, "On the Acceleration of Test Generation Algorithms", IEEE TC, pp. 1137-1144, Dec. 1983.
- [6] M. H. Schulz et al., "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System", IEEE Trans. on CAD, pp. 126-137, 1988.
- [6'] M. H. Schulz and E. Auth, "Improved Deterministic Test Pattern Generation with Applications to Redundancy Identification", IEEE Trans CAD, pp. 811-816, 1989.