

Outline




- Fault Simulation for Comb. Ckt
 - Basic of Logic Simulation
 - Parallel Fault Simulation
 - Deductive Fault Simulation
 - Concurrent Fault Simulation
- Approximation Approach
- Techniques for Sequential Circuits

Note: Comb. Ckt: Combinational Circuits

Why Fault Simulation?

- To evaluate the quality of a test set
 - I.e., to compute its fault coverage
- Part of an ATPG program
 - A vector usually detects multiple faults
 - Fault simulation is used to compute the faults accidentally detected by a particular vector
- To construct fault-dictionary
 - For post-testing diagnosis
- To Evaluate the fault coverage of a functional patterns

Ch3-3




2

Some Basics for Logic Simulation


- · For fault simulation purpose,
 - mostly the gate delay is assumed to be zero unless the delay faults are considered. Our main concern is the functional faults
- The logic values
 - can be either two (0, 1) or three values (0, 1, X)
- Two simulation mechanisms:
 - Oblivious compiled-code:
 - circuit is translated into a program and all gates are executed for each pattern. (may have redundant computation)
 - Interpretive event-driven:
 - Simulating a vector is viewed as a sequence of value-change events propagating from the PI's to the PO's
 - Only those logic gates affected by the events are re-evaluated


Ch3-5

Compiled-Code Simulation




- Compiled code
 - LOAD A /* load accumulator with value of A */
 - AND B /* calculate A and B */
 - AND C /* calculate E = AB and C */
 - OR D /* calculate $Z = E \text{ or } D^*$ /
 - STORE Z /* store result of Z*/





Characteristics of Fault Simulation

- Fault activity with respect to fault-free circuit
 - is often sparse both in time and in space.
- For example
 - F1 is not activated by the given pattern, while F2 affects only the lower part of this circuit.




Fault Simulation Techniques

- Serial Fault Simulation
 - trivial single-fault single-pattern
- Parallel Fault Simulation
- Deductive Fault Simulation
- Concurrent Fault Simulation


Parallel Fault Simulation


- Simulate multiple circuits at a time:
 - The inherent parallel operation of computer words to simulate faulty circuits in parallel with fault-free circuit
 - The number of faulty circuits, or faults, can be processed simultaneously is limited by the word length, e.g., 32 circuits for a 32-bit computer
- Extra Cost:
 - An event, a value-change of a single fault or fault-free circuit leads to the computation of the entire word
 - The fault-free logic simulation is repeated for each pass

Ch3-11



6






Deductive Fault Simulation

- Simulate all faulty circuits in one pass
 - For each pattern, sweep the circuit from PI's to PO's.
 - During the process, <u>a list of faults</u> is associated with each line
 - The list contains faults that would produce a fault effect on this line
 - The union fault list at every PO contains the detected faults by the simulated input vector
- Major operation: fault list propagation
 - Related to the gate types and values
 - The size of the list may grow dynamically, leading to a potential memory explosion problem

Ch3-15

Controlling Value of a Logic Gate



Whenever there is a '0' in the inputs, Z will be '0'

- → Controlling value for NAND gate is '0'
- → Non-Controlling value is '1'


Gate Type	Controlling	Non-Controlling
	Value	Value
AND	'0'	'1'
OR	'1'	'0'
NAND	'0'	'1'
NOR	'1'	' 0'

Example: Fault List Propagation

Fault-free simulation results: {A=0, B=0, C=0} Q: What is the detected fault list at line C?

(Reasoning) To create a fault effect at line C, we need {A=1, B=1}

- → which means that we need a fault effect at A as well as B
- → It can be achieved in faulty circuits LA · LB
- → Also C/1 is a new fault to be included in the fault list of C



LA, LB, LC are fault list propagated to their respective lines


LA is the set of all faults not in LA

Ch3-17

Example: Fault List Propagation

LA, LB, LC are detected fault list at their respective lines

Consider a two-input AND-gate:



Non-controlling case: Case 1: A=1, B=1, C=1 at fault-free,

 $LC = LA + LB + \{C/0\}$

Controlling cases: Case 2: A=1, B=0, C=0 at fault-free,

 $LC = \overline{LA} \cdot LB + \{C/1\}$


Case 3: A=0, B=0, C=0 at fault-free,

 $LC = LA \cdot LB + \{C/1\}$

LA is the set of all faults not in LA



• Consider 3 faults: B/1, F/0, and J/0




Fault List at PI's:

$$LB = \{B/1\}, LF = \{F/0\}, LA = \emptyset, LC = LD = \{B/1\}$$

Ch3-19

Example: Deductive Simulation (2)


• Consider 3 faults: B/1, F/0, and J/0



Fault Lists at G and E:

$$\begin{split} LB &= \{B/1\}, \, LF = \{F/0\}, \, LA = \varphi, \, LC = LD = \{B/1\}, \\ LG &= (\overline{L}A * LC) = \{B/1\} \\ LE &= (LD) = \{B/1\} \end{split}$$

• Consider 3 faults: B/1, F/0, and J/0



Computed Fault List at H:


$$LB = \{B/1\}, LF = \{F/0\}, LC=LD = \{B/1\}, LG = \{B/1\}, LE = \{B/1\}$$

 $LH = (LE + LF) = \{B/1, F/0\}$

Ch3-21

Example: Deductive Simulation (4)

• Consider 3 faults: B/1, F/0, and J/0




Final Fault List at the output J:

LB = {B/1}, LF = {F/0}, LC=LD = {B/1},
LG = {B/1}, LE = {B/1}
LH = {B/1, F/0},
LJ =
$$(\overline{LG} \cdot LH) \{F/0, J/0\}$$

Example: Even-Driven Deductive Fault Simulation

• When A changes from 1 to 0




Event-driven operation:


$$\begin{split} LB &= \{B/1\}, \ LF = \{F/0\}, \ LA = \varphi \\ LC &= LD = \{B/1\}, \ LG = \varphi, \\ LE &= \{B/1\}, \ LH = \{B/1, F/0\}, \ LJ = \{B/1, F/0, J/0\} \end{split}$$


Ch3-23


Concurrent Fault Simulation


- Simulate all faulty circuits in one pass:
 - Each gate retains a list of fault copies, each of which stores the status of a fault exhibiting difference from fault-free values
- Simulation mechanism
 - is similar to the conceptual fault simulation except that only the dynamical difference w.r.t. fault-free circuit is retained.
- Theoretically,
 - all faults in a circuit can be processed in one pass
- Practically,
 - memory explosion problem may restrict the number of faults that can be processed in each pass


















Outline

- Fault Simulation for Comb. Circuits
- Approximation Approach
 - Critical Path Tracing
 - Probabilistic Approach
 - Techniques for Sequential Circuits


Sensitive Input and Critical Path



- Sensitive Input of a gate:
 - A gate input i is sensitive if complementing the value of i changes the value of the gate output
- Critical line
 - Assume that the fault-free value of w is v in response to t
 - A line w is critical w.r.t. a pattern t iff t detects the fault w stuck-at \overline{v}
- · Critical paths
 - Paths consisting of critical lines only

Ch3-33


Basics of Critical Path Tracing



- A gate input i is critical w.r.t. a pattern t if
 - (1) the gate output is critical and
 - (2) *i* is a sensitive input to *t*
 - Use recursion to prove that *i* is also critical
- In a fanout-free circuit
 - the criticality of a line can be determined by backward traversal to the sensitive gate's inputs from PO's, in linear time


Analysis of Critical Path Tracing

- Three-step Procedure:
 - Step 1: Fault-free simulation
 - Step 2: Mark the sensitive inputs of each gate
 - Step 3: Identification of the critical lines by backward critical path tracing)
- Complexity is O(G)
 - Where G is the gate count
 - for fanout-free circuits --- very rare in practice
- Application
 - Applied to fanout-free regions, while stem faults are still simulated by parallel-pattern fault simulator.



Anomaly of Critical Path Tracing


• Stem criticality is hard to infer from branches. E.g. is B/1 detectable by the given pattern?



- It turns out that B/1 is not detectable even though both C and D are critical, because their effects cancel out each other at gate J, (i.e., fault masking problem)
- There is also a so-called multiple path sensitization problem.

Ch3-37

Multiple Path Sensitization



Both C and D are not critical, yet B is critical and B/0 can be detected at J by multiple path sensitization.

Parallel and Distributed Simulation

· To share the fault simulation effort

 by a number of processors either tightly connected as in parallel computation or loosely connected as in distributed computation.

The speed-up

 with respect to the processor number depends on the degree of duplicated computation, and the communication overhead among processors.

The distributed simulation

- on a cluster of networked workstations is especially appealing.

Ch3-39

Distributed Simulation Techniques

Fault Partition


- Distributes faults among many processors.
- Works relatively well for both combinational and sequential circuits.

· Pattern Partition

- Distributes patterns among processors.
 - no duplicated logic simulation
- Works well for combinational circuits.

Circuit Partition

- Difficult to achieve synchronization without incurring excessive communication overhead.



Fault Grading

- Approximate fault coverage
 - Can be obtained in much shorter computational time than regular fault simulation.
 - Not suitable for high fault-coverage requirement.
- Typical fault grading methods:
 - Toggle test, e.g. DATAS
 - Detection probability computation, e.g. STAFAN
 - Fault sampling
 - estimate from a selected subset of total faults
 - Test set sampling
 - estimate from a subset of complete test sequence

STAFAN

- Compute fault detection probability from logic simulation.
 - $-d_l$ = detection probability of s-a-0 on l = C1(l)O(l)
 - $-d_l$ = detection probability of s-a-1 on l = CO(l)O(l)

$$C0(l) = \frac{0 - count}{n}, \quad C1(l) = \frac{1 - count}{n}$$

$$S(l) = \frac{sensitization - count}{n}$$

$$O(l) = S(l)O(m)$$

- m is the immediate successor of \boldsymbol{l}
- observability can be computed backwards from POs

Ch3-43

STAFAN (cont.)

$$d_f^n = 1 - (1 - d_f)^n$$
 n is the no. of vectors

Statistical Fault Coverage
$$=\frac{\sum_{\Phi} d_f^n}{|\Phi|}$$
 the summation of each fault's detection probability

 Φ is the set of faults of interest

 More sophisticated than toggle test with same computation complexity

Outline

- Fault Simulation for Comb. Circuits
- Approximation Approach
 - Toggle Counting
 - Critical Path Tracing
 - Probabilistic Approach
- Techniques for Sequential Circuits

Ch3-45

Fault Grading for Functional Input Sequence


Inputs:


- (1) A test application program
- (2) A sequential design

Output: The fault coverage

Application: High-Performance CPU Designs

Major challenge: often too time-consuming





Hypertrophic Faults


- A hypertrophic fault
 - Is a fault that diverges from the fault-free circuit with a large number of Xs, which usually is a stuck-at fault occurring at a control line and thus prevents the circuit initialization
- A small number of hypertrophic faults
 - account for a large percentage of fault events and CPU time
- These faults are sometimes dropped
 - as potentially detected faults to reduce simulation time. However, the resultant fault coverage then becomes approximate


A potentially detected fault is a fault detected only when the circuit is powered on in certain states, not every state.

Ch3-49

Fault Emulation

We can utilize FPGA to speed up the sequential fault grading





Fault Injection Should Be Efficient!

Fault Injection

- Is to convert a fault-free FPGA implementation to a faulty one
- If not efficient, could become the new bottleneck

• (1) Static Fault Injection

 Directly changes the configuration of the fault-free implementation to a faulty one

• (2) Dynamic Fault Injection

- Do not change the configuration directly
- Fault inject is injected through the control of some hardware originally built-in to the netlist

