

國立清華大學電機系

**EE-6250**  
**超大型積體電路測試**  
**VLSI Testing**



**Chapter 10**  
**High-Speed Interconnect Testing**

*Outline*





- ◆ **Introduction**
  - ◆ **Problem, Objective, Review, and Motivation**
- ◆ **Pulse-Vanishing Test (PV-Test)**
- ◆ **VOT-Based Oscillation Test**

## Testing Interconnects in 3D IC

### Problem Addressed:

To develop a **low-cost** method to **test the delay fault** associated with the TSV (Through Silicon Via)







3D-IC using TSVs

3

## SEM Photos of TSV Defects (0.18um Through Silicon Stacking at ITRI)


A **partially faulty TSV** may not operate as fast as we expect  
(and it could deteriorate over time...)



4

## Testing Interconnects in 2.5-D IC


- ◆ For each die, interposer wires are like **Pseudo-I/Os**
- ◆ Boundary scan cells needed for (1) **Die Test**, and (2) **Interconnect Test**



5

## Parametric Faults in High-Speed Die-to-Die Interposer Wires

- (1) **Resistive Open Fault** in an interposer wire ①
- (2) **Resistive Bridging Fault** between two interposer wires ②




6

## Objective and Challenge

**Objective:** To detect parametric faults (e.g., <1ns delay fault)

→ May need to maintain a **pitcher-catcher timing relationship across dies**  
(This type of cross-die clock synchronization may not be easy)

→ There are so other choices...



Note: test clocks TCK1 and TCK2 are low-speed test clocks (e.g., 10MHz)

7

## Outline

### ◆ Introduction



### ◆ Pulse-Vanishing Test (PV-Test)

- At-speed testing for high-speed interconnects

### ◆ VOT-Based Oscillation Test

8

Downloaded from <http://ajphaphysocpharm.sagepub.com/> at 11:05 11 September 2014



9


Downloaded from <http://ajphaphysoc.org/> on November 10, 2014



(b) **Faulty** model of an interconnect with a **resistive open fault**.

10

## Resistive Bridging Fault Model



11


## Pulse-Vanishing Test (PV-Test)

**Pulse-Vanishing Test:**

(1) **Test Stimulus:** A short-duration pulse (0-1-0)

(2) **Fault Detection Criterion:**

If the **pulse vanishes** at the receiver's output, then there is a **delay fault**



12

\_\_\_\_\_



**V**

The pulse-width of the applied test pulse above which the pulse will vanish at the receiver




## Boundary-Scan Compatible *Launch Cell*

When 'PVT\_fire' is '1':

(1) 2<sup>nd</sup> FF behaves like a **toggle-type FF**

(2) Two-Pulse signal 'TP' is applied to the clock port of 2<sup>nd</sup> FF




15

## Boundary-Scan Compatible *Capture Cell*

When 'PVT\_fire' is '1':

(1) 1<sup>st</sup> FF is set to '1' if receiving a clock pulse, otherwise stays '0'


(2) Input signal 'IN' is applied to the clock port of 1<sup>st</sup> FF



16




## Built-In Self-Test Architecture




17

## PV-Test Procedure (Scan-In, Init, Pulse, Scan-Out)



18

## Simulation Waveforms of a PV-Test



19

## Test Time

- ◆ A PV-test session using 10MHz test clock is about
  - 0.82 ms for 1024 interposer wires
  - 26.21 ms for 32K (32,768) interposer wires

20

## Area Overhead

Estimation is based on a 90nm CMOS process

Area overhead		
Type	Cell Name	Layout Area ( $\mu\text{m}^2$ )
Basic Cells	INVERTER	2.82
	2-input NAND Cell	2.94
	MUX Cell	8.47
	FF Cell	17.64
Basic Macros	Boundary Scan Cell	52.22
	Launch Cell	92.56
	Capture Cell	69.16
	PV-test controller	670.3
Overhead Percentage Over 1149.1	55.55% for 1024 interposer wires	
	54.9% for 32,768 interposer wires	

21

## Summary of PV-Test

The **interposer** needs to be **tested alone and thoroughly**.  
And also, when a 2.5-D IC fails,

We know **if the interposer should be responsible**.

### ◆ Advantages of Pulse-Vanishing Test

- Simple fault detection scheme (**No post-processing**)
- Delay Test **without die-to-die high-speed clock synchronization**
- **Boundary-Scan-Like** Test Architecture (55.55% overhead)
- **On-the-spot Diagnosis** (good for future self-repair)

22


## Outline

- ◆ Introduction
- ◆ Pulse-Vanishing Test (PV-Test)
- ➔ ◆ VOT-Based Oscillation Test
  - Characterization-based parametric fault testing

23

## Concept 1: *It's a matter of transition time measurement!*


A TSV with delay fault → Longer Rise/Fall Time



24

## Concept 2: Use Schmitt-Trigger Inverter

- *Hysteresis proportional to the input Transition time*




25

## Architecture of VOT Scheme (Per TSV Pair)

(VOT: Variable Output Threshold)

Use **Variable-Threshold Output Inverter** for each TSV:

- (1) Control signal  $Z = 0 \rightarrow$  **Normal Inverter**
- (2) Control signal  $Z = 1 \rightarrow$  **Schmitt-Trigger Inverter (WITH HYSTERESIS)**



26

## Brief Summary of our Idea

TSV Delay → Transition Time

Transition Time → Oscillation Period Change


(from normal to Schmitt-Trigger)

(Easily Measurable)

27


## Schematic of a VOT Inverter

(a) overall schematic (b) normal inverter ( $Z=0$ ) (c) ST inverter ( $Z=1$ )



28

## Three Oscillation Periods in VOT-Analysis



(1) Normal mode:  
Oscillation period =  $T_{REF}$

(2) TSV1-in-ST mode  
Oscillation period =  $T_{ST1}$   
TSV1 delay  $\sim \Delta T_1 (T_{ST1} - T_{REF})$

(3) TSV2-in-ST mode  
Oscillation period =  $T_{ST2}$   
TSV2 delay  $\sim \Delta T_2 (T_{ST2} - T_{REF})$

29


## Example: Predict the Delay of Each TSV

$R_{TSV1} = 10 \text{ } (\Omega)$   $C_{TSV1} = 400 \text{ (fF)}$   $R_{TSV2} = 1 \text{ (k}\Omega)$   $C_{TSV2} = 800 \text{ (fF)}$

Waveforms under the normal configuration

$T_{REF} = 4.42 \text{ ns}$

endpoint of TSV1




endpoint of TSV2



Smaller  
Transition times  
Larger  
Transition times

Waveforms under the Schmitt-Trigger configuration

endpoint of TSV1



endpoint of TSV2



$T_{ST1} = 5.05 \text{ ns}$

$T_{ST2} = 6.49 \text{ ns}$

Normal Configuration:  $T_{REF} = 4.42 \text{ ns}$

TSV1-in-ST Configuration:  $T_{ST1} = 5.05 \text{ ns}$  (smaller increase from  $T_{REF}$ )

TSV2-in-ST Configuration:  $T_{ST2} = 6.49 \text{ ns}$  (larger increase from  $T_{REF}$ )


$\Delta T_{ST1} = 5.05 - 4.42 = 0.63 \text{ ns}$

$\Delta T_{ST2} = 6.49 - 4.42 = 2.07 \text{ ns}$

30


### Ex: Correlation between TSV Delay and $\Delta T$

- ◆ Fault Population: Resistive Open Faults
- ◆ An outlier in measurable  $\Delta T$  is an outlier in TSV delay



31

### RO, MUX Tree, and Measurement Circuits




32



## Ring Oscillator (RO) (for One Pair of Interposer Wires)

Two extra Control Signals (to support **bridging fault detection**):  
 (1) '**Osc\_en**': enabling signal for oscillation  
 (2) '**Tri\_en**': tri-state enabling signal for the driver of IW2



33

## Three Test Strategies


Principles:

- (1) All ROs oscillate concurrently to detect "**resistive open faults**"
- (2) One RO oscillates at a time to detect "**inter-RO resistive bridging faults**"
- (3) No RO oscillates to detect "**intra-RO resistive bridging faults**"

	Test Strategy	RO Settings	Test Actions
<b>Test OPEN</b>	AO-strategy (All Oscillation)	Every RO is Active	Measure $\{T_{REF}, T_{ST1}, T_{ST2}\}$ of every RO in sequence
<b>Test Inter-RO BRIDGING</b>	OO-strategy (One Oscillation)	Target RO is Active (One RO at a time)	Measure $\{T_{REF}, T_{ST1}, T_{ST2}\}$ of the target RO
		The others are Grounded	NA
<b>Test Intra-RO BRIDGING</b>	NO-strategy (No Oscillation)	Every RO is Half-Floating	Measure $\{T_{REF}\}$ of every RO

34

### AO-strategy (All-Oscillation) (to detect an open fault)




An open fault occurring to an interposer wire.

35

### OO-strategy (One-Oscillation) (to detect an inter-RO bridging fault)


An inter-RO bridging fault will slow down the speed over a victim IW.



36


## *NO-strategy (No-Oscillation) (to detect an intro-RO bridging faults)*

The existence of an intro-RO bridging fault will cause a half-floating RO to oscillate abnormally.




37

## *Waveform of 'End Point' and 'Observation point' in NO-strategy*




38

## Example for an Inter-Bridging Fault




39

## Example for an Inter-Bridging Fault



40

## Fault Type Classification



41

## Normalized $\Delta T_{drift}$ for Outlier Analysis

For each IW  $w_i$ , we have **two versions of  $\Delta T$** :

$$\Delta T_{sim}(w_i) = T_{ST\_sim}(w_i) - T_{REF\_sim}(w_i)$$

$$\Delta T_{measure}(w_i) = T_{ST\_measure}(w_i) - T_{REF\_measure}(w_i)$$

$\Delta T_{drift}(w_i)$  represents the **drifting amount** of a measurement version of  $\Delta T$  away from its simulation version:


$$\Delta T_{drift}(w_i) = \Delta T_{measure}(w_i) - \Delta T_{sim}(w_i)$$

To take into account of the wire-length diversity, we further **normalize it**:

$$(\text{Normalized } \Delta T_{drift}) = \left( \frac{\Delta T_{measure} - \Delta T_{sim}}{\Delta T_{sim}} \right) \cdot 100\%$$


42

## Testing and Characterization Flow



43

## Fault Detection (Finding Outliers in Normalized $\Delta T_{drift}$ )




44

## Fault Detection Capability (For Resistive Open Faults)

**$MDR_{open}$** : Minimum Detectable Open Fault Resistance  $245\ \Omega$

This metric refers to the open fault resistance value beyond which the proposed test method can detect the fault successfully based on the **outlier analysis using  $3\sigma$  rule**.

**Detectable Extra-RC**:  $(MDR_{open}) * (C_{downstream})$   $50.7\ ps$



45


## Resistive Open Fault Detection Capability

A resistive open fault occurring at the **micro-bump of the driver side** of a **1000um** long interposer wire.

Pseudo Chip Conditions	$MDR_{open}$ (Min. Detectable Open Fault Resistance)	Detectable Extra-RC
#1 (FF & -10% RC)	$245\ \Omega$	$50.7\ ps$
#2 (FF)	$76\ \Omega$	$17.5\ ps$
#3 (SS)	$113\ \Omega$	$26.0\ ps$
#4 (SS & +10% RC)	$78\ \Omega$	$19.7\ ps$
Average	$145\ \Omega$	$31.4\ ps$

46


## Process Drift from Simulation Model



47

## Fault-Free IW-Delays vs. $\Delta T$ for Various Pseudo Chip Conditions

**Implication:** Regression mode derived by TT corner is applicable under process variations.



48



## Summary of VOT-Based Oscillation Test


The **interposer** needs to be **tested alone and thoroughly**.  
And also, when a 2.5-D IC fails,  
We know **if the interposer should be responsible**.

Test Time

11 ms for 1024 wires  
413 ms for 32K wires

Using 10MHz TCLK

Layout of an RO



**~55%**  
Over boundary  
scan test

49

## Conclusion

Criterion	PV-test	VOT-based oscillation test
Basic Concept	Check if pulse will vanish	Measure $\Delta T$
Fault Detection Scheme	Test threshold based	Outlier analysis
Area overhead	55.5% over IEEE-1149.1	55.7% over IEEE-1149.1
Test time	<u>0.82</u> ms for 1024 wires <u>26.21</u> ms for 32K wires	<u>4.7</u> ms for 1024 wires <u>177</u> ms for 32K wires
Other benefits	No post-processing On-the-spot diagnosis Easier self-repair	Delay characterization Process tracking

**Outlier analysis:** A **measurement sample** that significantly deviates away from the entire population indicates a **fault**

50