

# A 24 GHz Low-Noise Amplifier Using RF Junction Varactors for Noise Optimization and CDM ESD Protection in 90 nm CMOS

Ming-Hsien Tsai, *Student Member, IEEE*, and Shawn S. H. Hsu, *Member, IEEE*

**Abstract**—This letter presents an ESD-protected 24 GHz low-noise amplifier (LNA) in 90 nm CMOS using RF junction varactors for noise optimization and ESD protection simultaneously. One of the junction varactors, inserted as an extra gate-source capacitance, provides an effective CDM ESD protection, and is also used for power-constrained simultaneous noise and input matching. The measured results demonstrate a 2.7 A (corresponding to a 4 kV HBM) and an 11.4 A ESD protection levels using transmission line pulse and very fast transmission line pulse tests, respectively. Under a power consumption of 9.1 mW, the ESD-protected LNA presents a  $NF$  of 2.9 dB and power gain of 15.2 dB at the center frequency of 24 GHz.

**Index Terms**—Charge device model (CDM), electrostatic discharge (ESD), low-noise amplifier (LNA), transmission line pulse (TLP), very fast transmission line pulse (VFTLP).

## I. INTRODUCTION

ELECTROSTATIC discharge (ESD) becomes a major reliability concern for IC chip manufacturing, especially when using the modern CMOS technology with reduced gate oxide thickness and lowered breakdown voltage [1]–[3]. Recently, the charge-device-model (CDM) ESD protection has received increasing attention owing to the trend of system-on-chip (SOC) [4], [5]. The SOC chips are typically fabricated in advanced CMOS technology with a thinner gate oxide and a much larger chip size than before. The large substrate could accumulate a considerable amount of charges, resulting in a high ESD discharge peak current during CDM events. Conventionally, the CDM protection device is added to the gate of the input (buffer) stage using gate-grounded NMOS in logic products. However, this approach often introduces significant parasitic capacitance along the signal path that is not suitable for RF applications [4].

In this letter, we propose a new ESD network topology for LNA with an emphasis on CDM protection. The RF junction varactors are utilized as the ESD protection devices and co-designed with the LNA core circuit at 24 GHz in 90 nm CMOS. By co-optimization of ESD protection, noise figure, gain and power consumption, a 24 GHz low-noise amplifier in 90 nm CMOS

demonstrates a 2.7 A and an 11.4 A current levels under TLP and VFTLP ESD tests, respectively. Also, the LNA presents a  $NF$  of 2.9 dB and an associated power gain of 15.2 dB under a power consumption of 9.1 mW.

## II. CIRCUIT TOPOLOGY

### A. Co-Design of LNA and ESD Protection Network

By using the ESD/matching co-design approach [6], [7], the proposed ESD-protected LNA is realized in 90 nm CMOS. The schematic and chip micrograph are shown in Fig. 1(a) and (b), respectively. The varactors are co-designed with the input matching network which includes  $JV_T$  and  $JV_B$ , gate inductor  $L_G$ , source inductor  $L_S$ , and  $JV_{GS}$ . The cascode configuration with source inductive degeneration has the advantages of reduced Miller effects, improved input/output isolation, enhanced amplifier stability, and also the possibility of simultaneous noise and input matching. The drain inductor  $L_D$  functions as the inductive peaking and also the output matching to 50  $\Omega$ . The resistor  $R_B$  is connected between the gate of  $M_2$  and  $V_{DD}$  to provide the dc gate potential and the shunt capacitor  $C_B$  is used for a good ac ground.

The ESD network includes three junction varactors  $JV_T$ ,  $JV_B$ , and  $JV_{GS}$ , and a power clamp connected between  $V_{DD}$  and ground. The first two varactors are employed as the primary ESD protection for the direct ESD paths of the PD and NS modes, and also for the PS and ND modes along with the power clamp [6]. The varactor  $JV_{GS}$  serves as two purposes; one is to incorporate with the intrinsic  $C_{GS}$  of the transistor  $M_1$  to achieve power-constrained simultaneous noise and input matching (PCSNIM) condition [8]. The extra gate-source junction varactor is critical for achieving PCSNIM by increasing the effective gate-source capacitance while maintaining a small transistor size of  $M_1$  for low power operation. Most importantly, this varactor provides efficient CDM ESD protection during ESD zapping.

The CDM event describes the self-discharge procedure of the charges accumulated in the body of ICs through a certain grounded pin. When a CDM ESD event occurs, the circuit may be damaged before the primary ESD protection circuit turns on, since a huge current level up to  $\sim 10$  A could be reached in a short period of time  $\sim 1$  ns [4], [5]. In a practical situation, the most critical CDM current path is from  $V_{SS}$  (body) to  $RF_{in}$  (NS mode) [9], and it is most likely the discharge current will flow directly through the gate of  $M_1$ , owing to the low impedance path provided by the gate capacitance under the high frequency signal of the CDM event. With the ESD device  $JV_{GS}$  put close to the gate oxide of  $M_1$ , the junction varactor can be quickly

Manuscript received January 28, 2011; revised March 24, 2011; accepted April 21, 2011. Date of publication June 09, 2011; date of current version July 07, 2011. This work was supported by the National Science Council under Contract NSC 97-2221-E-007-107-MY3 and the chip was fabricated by Taiwan Semiconductor Manufacturing Company (TSMC) through National Chip Implementation Center (CIC) and measured in CIC.

The authors are with the Department of Electrical Engineering and Institute of Electronics Engineering, National Tsing Hua University, Hsinchu 300, Taiwan (e-mail: shhsu@ee.nthu.edu.tw).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LMWC.2011.2152387




Fig. 1. (a) Schematic of the ESD-protected LNA. Different ESD testing modes are also indicated. (b) Chip micrograph of the proposed ESD-protected LNA.

turned on to bypass the large ESD current and protect the vulnerable gate oxide of  $M_1$ . As a part of the ESD current path,  $L_G$  and  $L_S$  are designed by metal lines with a  $6\text{-}\mu\text{m}$  width to sustain large ESD current. Also, the RC-inverter-triggered NMOS power clamp with a large total width ( $\sim 2000\ \mu\text{m}$ ) provides a low-impedance path between  $V_{DD}$  power-rail to ground. Note all the varactors are reversed biased under normal RF operation.

### B. Characterization of Junction Varactors for ESD Protection

In contrast to the typical applications for voltage-controlled oscillators [10] or tunable matching network [11], the RF junction varactors employed for ESD protection must be able to sustain a large ESD current. By adding sufficient vias and large metal widths at both anode and cathode along the ESD paths, the varactors are customized to have small on-resistance and high secondary breakdown current ( $It_2$ ) for high ESD protection levels.

In this design, the multi-finger topology is used for the varactors, which has the advantages of smooth ESD current flow, large periphery per unit area, reduced on-resistance, and easy for metal routing. Also, a minimum device length of  $0.2\ \mu\text{m}$  (limited by the design rule) is selected for the improved ratio of the ESD level to the parasitic capacitance  $C_{ESD}$ . For a junction varactor, the parasitic capacitance mostly exists in the bottom area, whereas the ESD current flows mainly through the edges of the junction. With a small device length, the total periphery and hence the ESD current can be maximized while maintaining a small area and parasitic capacitance. Table I summarizes the TLP ESD test results of the junction varactors with different device parameters. As expected, the ESD protection level increases with the finger number  $N$  and the width  $W$  of each

TABLE I  
ESD PERFORMANCE COMPARISON OF DIFFERENT DEVICE PARAMETERS

Parameters	W	L	N	$It_2$ (TLP)	ESD	$C_{ESD}$	ESD/ $C_{ESD}$
Unit	$\mu\text{m}$	$\mu\text{m}$	--	A	kV	fF	V/fF
W1N25	1	0.2	25	0.8	$\sim 1.2$	15.3	$\sim 78$
W2N25	2	0.2	25	1.5	$\sim 2.3$	28.9	$\sim 79$
W5N25	5	0.2	25	1.8	$\sim 2.7$	69.9	$\sim 39$
W1N50	1	0.2	50	1.7	$\sim 2.5$	30.6	$\sim 82$
W2N50	2	0.2	50	3.0	$\sim 4.5$	57.9	$\sim 78$
W5N50	5	0.2	50	4.0	$\sim 6.0$	139.8	$\sim 43$

\* ESD levels are estimated from the TLP measurements ( $\sim It_2 + 1.5k\Omega$ ).

finger. The parasitic capacitance also increases with the device size. These experimental studies indicate that RF junction varactors can be utilized to achieve desired ESD protection level with small parasitic capacitances if the device geometry and size are properly designed and selected.

In practical co-design procedure, the sizes of  $M_1$ ,  $M_2$ , and the bias voltages are determined first with the considerations of power dissipation, gain, and noise. The ESD blocks ( $JV_{GS}$ ,  $JV_T$  and  $JV_B$ ) are then designed with the considerations of estimated protection levels and treated as a part of the input matching network to optimize noise and power gain performance at the center frequency of 24 GHz. It should be pointed out that the ratio of ESD level to  $C_{ESD}$  is still important but not that critical in the co-design scheme. As a part of the matching network, the capacitances of the ESD blocks provide more design freedom, and somehow relax the tradeoff between the circuit performance and ESD level.

### III. MEASURED RESULTS AND DISCUSSION

The ESD-protected LNA was fabricated using a 90 nm CMOS process with a total chip area of  $0.46\ \text{mm}^2$  including the probing pads. The RF and ESD characteristics were both measured on-wafer. The Human-Body Mode (HBM) testing was performed by TLP test (Barth 4002) with a pulse of 10 ns rise time and 100 ns width. The CDM ESD robustness was characterized by VFTLP test (HANWA HED-T5000) with a pulse of 0.2 ns rise time and 1 ns width. The ESD failure level of the circuit was monitored by a dc leakage measurement performed after each pulse.

Fig. 2 shows the measured and simulated  $S_{11}$ ,  $S_{21}$ , and  $NF$  and  $NF_{MIN}$  of the ESD-protected LNA. The LNA presents a peak power gain of 15.2 dB and a minimum  $NF$  of 2.9 dB at 24 GHz with the input return loss greater than 10 dB, demonstrating the successfully designed input-matching network using the co-design approach with  $JV_T$ ,  $JV_B$ , and  $JV_{GS}$ . Also, the well agreed  $NF_{MIN}$  and  $NF$  at 24 GHz indicate that the simultaneous noise and input matching is achieved. The measured  $P_{1\text{dB}}$  and  $IIP3$  are  $-15.1$  and  $-5.3\ \text{dBm}$ , respectively. It should be mentioned that if  $JV_{GS}$  is replaced by a typically used MIM capacitor, there is no obvious difference in LNA characteristics. Based on simulation, the  $IIP3$  changes from  $-4.7$  to  $-4.1\ \text{dBm}$ , the  $NF$  reduces by 0.25 dB, and the power gain improves by 0.27 dB with the MIM capacitor. Fig. 3 shows the test results of different ESD testing modes (PD, PS, ND, and NS) for the LNA [6]. The PD mode presents a second breakdown current  $It_2$  up to 1.7 A, corresponding to an ESD level of 2.5 kV. In the PS mode, the TLP curve shows a similar on-resistance and ESD level, but with an offset voltage of  $\sim 1.3\ \text{V}$  due to the power clamp, compared to the PD mode. Note that in the NS mode, the TLP  $I$ - $V$  curve show smaller

TABLE II  
PERFORMANCE COMPARISON OF THE PROPOSED 24-GHz LNAs WITH PRIOR ARTS

Ref.	Tech. (nm)	Freq. (GHz)	Gain (dB)	NF (dB)	$S_{11}$ (dB)	$S_{22}$ (dB)	Power (mW)	$P_{1dB}$ (dBm)	IIP3 (dBm)	ESD (kV)	VFTLP (A)
This work	90 CMOS	24	15.2	2.9	-12	-13	9.1	-15.1	-5.3	4.0/2.5	11.4
[12]	90 CMOS	24	7.5	3.2	-16	-30	10.6	--	--	--	--
[13]	130 CMOS	24	14.0	5.0	-7	-15	18	-14.1	-1.7	3.5/2.5	--
[14]	180 CMOS	24	13.1	3.9	-15	-20	14	-12.2	0.54	--	--




Fig. 2. Measured and simulated  $S_{11}$ ,  $S_{21}$ , and  $NF$  of the ESD-protected LNA.




Fig. 3. Measured TLP  $I$ - $V$  characteristics of the ESD-protected LNA. The last point indicates the failure current  $It_2$ .




Fig. 4. Measured VFTLP  $I$ - $V$  and leakage characteristics of the ESD-protected LNA.

on-resistance compared with the PD mode, indicating an auxiliary ESD path goes through  $JV_{GS}$ . Compared to a single ESD path in the PS (PD) mode, the NS (ND) mode with an additional ESD path enhances  $It_2$  up to 2.7 A, corresponding to a 4 kV ESD level.

The VFTLP test was employed to evaluate the ESD protection capability under the CDM events [5], in which the ultra-short pulse describes the first peak of the CDM current waveform [9]. Fig. 4 illustrates the measured VFTLP  $I$ - $V$  and leakage characteristics of the LNA, and an 11.4 A current level

is reached. Table II compares this work with other published 24 GHz LNAs [12]–[14]. The proposed LNA achieves a lowest  $NF$  of 2.9 dB and a highest gain under a power consumption of 9.1 mW. Also, the LNA demonstrates a VFTLP ESD protection level up to 11.4 A, which has not been reported before for the CMOS LNA operating in this frequency range to the best of our knowledge.

#### IV. CONCLUSION

An ESD-protected 24 GHz LNA was realized in 90 nm CMOS technology using the proposed RF junction varactors for noise optimization and CDM ESD protection simultaneously. Under a power consumption of 9.1 mW, the LNA presented a  $NF$  of 2.9 dB with an associated power gain of 15.2 dB. Also, a 2.7 A TLP current level (corresponding to 4 kV HBM) and an 11.4 A VFTLP ESD protection level have been demonstrated.

#### REFERENCES

- [1] Y. Cao, V. Issakov, and M. Tiebout, "A 2 kV ESD-protected 18 GHz LNA with 4 dB NF in 0.13  $\mu\text{m}$  CMOS," in *ISSCC Dig. Tech. Papers*, Feb. 2008, pp. 194–195.
- [2] J. Borremans, S. Thijs, P. Wambacq, Y. Rolain, D. Linten, and M. Kuijk, "A fully integrated 7.3 kV HBM ESD-protected transformer-based 4.5–6 GHz CMOS LNA," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 344–353, Feb. 2009.
- [3] R. Berenguer, G. Liu, and Y. Xu, "A low power 77 GHz low noise amplifier with an area efficient RF-ESD protection in 65 nm CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 20, no. 12, pp. 678–680, Dec. 2010.
- [4] C. Lin and M.-D. Ker, "CDM ESD protection design with initial-on concept in nanoscale CMOS process," in *Proc. IEEE IPFA*, Jul. 2010, pp. 1–4.
- [5] Y. Zhou and J. Hajjar, "CDM ESD failure modes and VFTLP testing for protection evaluation," in *Proc. ICSICT*, Oct. 2008, pp. 333–336.
- [6] M. Tsai, S. Hsu, F. Hsueh, and C. Jou, "A multi-ESD-path low-noise amplifier with a 4.3-A TLP current level in 65-nm CMOS," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 12, pp. 4004–4011, Dec. 2010.
- [7] M. Tsai, S. Hsu, F. Hsueh, C. Jou, S. Chen, and M. Song, "A wide-band low noise amplifier with 4 kV HBM ESD protection in 65 nm RF CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 19, no. 11, pp. 734–736, Nov. 2009.
- [8] T. Nguyen, C. Kim, G. Ihm, M. Yang, and S. Lee, "CMOS low-noise amplifier design optimization techniques," *IEEE Trans. Microw. Theory Tech.*, vol. 52, no. 5, pp. 1433–1442, May 2004.
- [9] L. Henry, M. Kelly, T. Diep, and J. Barth, "The importance of standardizing CDM ESD test head parameters to obtain data correlation," in *Proc. EOS/ESD Symp.*, Sep. 2000, pp. 72–84.
- [10] J. Gau, R. Wu, S. Sang, C. Kuo, T. Chang, H. Chen, A. Chen, and J. Ko, "Gate-assisted high-Q-factor junction varactor," *IEEE Electron Device Lett.*, vol. 26, no. 9, pp. 682–683, Sep. 2005.
- [11] H. Nematy, C. Fager, U. Gustavsson, R. Jos, and H. Zirath, "Design of varactor-based tunable matching networks for dynamic load modulation of high power amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 57, no. 5, pp. 1110–1118, May 2009.
- [12] O. Dupuis, X. Sun, G. Carchon, P. Soussan, M. Ferdahl, S. Decoutere, and W. De Raedt, "24 GHz LNA in 90 nm RF-CMOS with high-Q above-IC inductors," in *Proc. ESSCIRC*, Sep. 2005, pp. 89–92.
- [13] V. Issakov, M. Tiebout, Y. Cao, A. Thiede, and W. Simburger, "A low power 24 GHz LNA in 0.13  $\mu\text{m}$  CMOS," in *Proc. IEEE COMCAS*, May 2008, pp. 1–10.
- [14] S. Shin, M. Tsai, R. Liu, K. Lin, and H. Wang, "A 24-GHz 3.9-dB NF low-noise amplifier using 0.18  $\mu\text{m}$  CMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 15, no. 7, pp. 448–450, Jul. 2005.