

# A 17.5–26 GHz Low-Noise Amplifier With Over 8 kV ESD Protection in 65 nm CMOS

Ming-Hsien Tsai, Shawn S. H. Hsu, *Member, IEEE*, Fu-Lung Hsueh, Chewn-Pu Jou, and Tzu-Jin Yeh

**Abstract**—By the electrostatic discharge (ESD)/matching co-design methodology, a wideband low-noise amplifier (LNA) using a grounded spiral inductor in conjunction with a MOM capacitor for ESD protection and wideband matching is demonstrated in a 65 nm CMOS. The shunt inductor provides an effective bidirectional ESD protection to the ground and the series capacitor greatly enhances the breakdown level in the current discharge path. The measurement results demonstrate an over 8 kV human-body-model ESD protection level with almost no RF characteristic degradation after ESD zapping. Under a power consumption of 5.6 mW, the ESD-protected LNA presents a flat  $NF$  and power gain of 3.3–3.9 dB and 16.6–17.9 dB, respectively, in the frequency range of 18.5–24.5 GHz, and a 3 dB bandwidth of 17.5–26 GHz is achieved.

**Index Terms**—CMOS, electrostatic discharge, human-body-model (HBM), low-noise amplifier (LNA), radio frequency (RF).

## I. INTRODUCTION

WITH rapid feature size scaling in CMOS technology, the improved device performance is beneficial to RF integrated circuits for portable and wireless applications. However, the reduced gate oxide thickness and hence lowered breakdown voltage also increase the difficulties of on-wafer electrostatic discharge (ESD) protection design. The ESD protection blocks are often incorporated with the RF low-noise amplifier (LNA), since the LNA is usually connected to the external components directly. The diode-based or SCR-based ESD protection techniques are limited by the capacitive parasitics for high frequency applications, and also limited by the on resistance for achieving a high ESD protection level [1], [2].

The ESD design using inductive cancellation was first proposed in 2001 [3]. Recently, the ESD protection techniques involving inductive components have received increasing attention [4]–[6]. An ESD protection scheme with plug-and-play inductor was proposed to tune out the parasitic capacitance at 5 GHz [4]. Using the similar concept of [3] and [4], a multilayer coplanar waveguide (MCPW) inductor  $L_{ESD}$  for grounding the ESD current was designed to tune out the pad capacitance at  $f_0$  [5]. A series  $L_{ESD}$  connected to the ESD diode provided high

Manuscript received April 22, 2012; revised July 23, 2012; accepted July 25, 2012. Date of publication August 21, 2012; date of current version August 30, 2012. This work was supported in part by the National Tsing Hua University-Taiwan Semiconductor Manufacturing Company Joint-Development Project.

M.-H. Tsai with the Department of Electrical Engineering and Institute of Electronics Engineering, National Tsing Hua University, Hsinchu, Taiwan and also with the Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, Taiwan.

S. S. H. Hsu is with the Department of Electrical Engineering and Institute of Electronics Engineering, National Tsing Hua University, Hsinchu, Taiwan (e-mail: shhsu@ee.nthu.edu.tw).

F.-L. Hsueh, C.-P. Jou, and T.-J. Yeh are with the Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, Taiwan.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LMWC.2012.2212239




Fig. 1. (a) Schematic of the ESD-protected LNA, also indicating discharge paths of different ESD test modes, (b) chip micrograph, and (c) small-signal equivalent circuit model of the input stage.

impedance, functioning as an RF choke to minimize impact of diode parasitic capacitances on the core circuit [6].

In this study, we propose a rather simple design approach utilizing a grounded spiral inductor and a metal-oxide-metal (MOM) capacitor in conjunction with the power clamp to achieve a robust ESD network for wideband LNA design. The shunt inductor connected to the ground is used to bypass the ESD current directly [3]–[5], and also for tuning out the parasitic input capacitances. However, a relatively large  $L_{ESD}$  is required without combining  $L_{ESD}$  with other matching components. In contrast,  $L_{ESD}$  in this study functions together with  $C_{ESD}$ ,  $L_S$ ,  $L_G$ ,  $C_{GS}$  (see Fig. 1), and the transistor parasitic capacitances to form a multi-stage matching network, which relaxes the limitation of the parasitics on bandwidth in typical RF ESD design using the plug-and-play approach. Only a small inductance of  $\sim 0.2$  nH is needed. Although the ESD protection scheme looks similar to those in [3]–[5], the co-design concept with the entire input matching for achieving wide bandwidth and low noise was not mentioned before. Also, the importance of  $C_{ESD}$  to the ESD protection level was not pointed out, as will be discussed later. This design focuses on achieving a wideband LNA to cover the full K-band with a robust ESD protection using advanced 65 nm CMOS technology with a very thin oxide layer ( $\sim 20$  Å). This work reports the highest ESD protection level in 65 nm CMOS LNA and achieves figure-of-merits among the best compared with prior arts.

## II. CIRCUIT DESIGN

Fig. 1(a) and (b) show the LNA topology and the corresponding chip micrograph, respectively. The design parameters are also shown in Fig. 1(a). Fig. 1(c) is the corresponding small-signal equivalent circuit model of the input stage. The

LNA employs a cascode topology ( $M_1$  and  $M_2$ ) with a source degeneration inductor  $L_S$ , which has the advantages of high gain, reduced Miller effects, and improved input/output isolation. For wideband design, the RC feedback consisted of  $R_F$  and  $C_F$  and a peaking inductor  $L_P$  are used. Also, a small resistance  $R_P$  is utilized for low-Q resonant network to extend the bandwidth [7]. The inductor  $L_D$  works as the inductive peaking and also matching to the source follower buffer stage  $M_4$  (biased by  $M_3$ ) for  $50\ \Omega$  testing environment. The input matching network includes the shunt inductor  $L_{ESD}$  (also for ESD device), metal-oxide-metal (MOM) capacitor  $C_{ESD}$  (also for ESD device), gate inductor  $L_G$ , source inductor  $L_S$ , and a MOM capacitor  $C_{GS}$ . A flat  $S_{21}$  can be achieved over a wide bandwidth with low input/output reflection coefficients, which almost covers the full K-band (18–26.5 GHz) in this design. The capacitor  $C_{GS}$  is used for achieving power-constrained simultaneous noise and input matching (PCSNIM) [8], which allows a small transistor size but with a  $50\ \Omega$  real part of the input impedance and hence reduced power consumption [9]. Impedance of the input stage

$$Z_{IN} = \frac{g_{m1}L_S}{C_{in}} + j \left[ \omega L_S - \frac{1}{\omega C_{in}} \right] \quad (1)$$

$$Z'_{IN} = (j\omega L_{ESD}) // \left( \frac{1}{j\omega C_{ESD}} + j\omega L_G + Z_{IN} \right). \quad (2)$$

Using the “co-design” approach, the  $L_{ESD}$  and  $C_{ESD}$  are combined with  $L_G$ ,  $C_{in}$  (the equivalent input capacitance at the gate of  $M_1$ ), and  $L_S$  to have  $\text{Re}(Z'_{IN})$  as  $50\ \Omega$ , and  $\text{Im}(Z'_{IN})$  to be zero. The feedback resistor  $R_F$  ( $2.3\ \text{k}\Omega$ ), much larger than  $50\ \Omega$ , can be neglected for simplicity. In practical design, the sizes of  $M_1$  and  $M_2$ , and the value of  $g_{m1}$  (transconductance of  $M_1$ ) are determined first with the considerations of power dissipation, gain, and noise characteristics. The inductor  $L_{ESD}$  is the most critical component for ESD protection level, which is then determined in the design flow. Finally,  $C_{ESD}$  are co-designed with  $L_G$ ,  $L_S$ , and  $C_{GS}$  to achieve noise and power matching.

The ESD network in this design is rather straightforward, including a grounded shunt inductor  $L_{ESD}$  with a high current capability and a series capacitor  $C_{ESD}$  with a high breakdown voltage, and a  $V_{DD}$ -to- $V_{SS}$  power clamp. The shunt  $L_{ESD}$  provides a low-impedance bi-directional path to the ground for ESD discharge current. The capacitor  $C_{ESD}$  can be viewed as a substitute of the gate capacitance of  $M_1$ , which raises the upper bound of ESD design window significantly since the breakdown voltage of the MOM capacitor is up to  $\sim 75\ \text{V}$ . As the ESD zapping occurs, the relatively low frequency ESD current will be blocked by the high impedance  $C_{ESD}$  and be conducted to the ground through  $L_{ESD}$ . Note that the  $L_{ESD}$  and  $C_{ESD}$ , as a part of the input matching network, function as typical passive elements for RF signal under normal operation. Compared with adding a relatively large inductor by the plug-and-play method [4], the  $L_{ESD}$  here is co-designed with the input matching network, which takes the ESD design into consideration in the early RF design stage. This approach allows the optimization of RF performance and ESD protection simultaneously and the value of  $L_{ESD}$  is reduced substantially. As for the concern of ESD time constants, since both  $L_{ESD}$  ( $0.2\ \text{nH}$ ) and  $C_{ESD}$  ( $0.4\ \text{pF}$ ) are very small by using the co-design approach,  $L_{ESD}$  and  $C_{ESD}$  act like short and open circuits respectively to the ESD zap (the

upper frequency ranges of human-body-model (HBM) and Machine Model (MM) are  $\sim 10$  and  $16\ \text{MHz}$ , respectively).

The power clamp provides a low-impedance path from  $V_{DD}$  to ground, which also completes the ESD paths for the PD and ND modes. The multi-metal routing (from  $M_1$  to  $M_6$ ) is employed to reduce IR drop and prevent the electron-migration induced burn out. The overall metal width for anode/cathode interconnection is larger than  $30\ \mu\text{m}$  to sustain the high ESD current. To prevent a large ESD discharge current through the vias causing electro-migration (EM), a half-turn spiral inductor using only the thick top metal layer (M6) with a width of  $10\ \mu\text{m}$  is adopted. With a large enough width of  $L_{ESD}$  and relatively short length using the co-design approach, the voltage drop on the current path via  $L_{ESD}$  becomes very small and an excellent ESD protection level can be achieved. Note that the selection of  $L_{ESD}$  (Radius =  $75\ \mu\text{m}$ ,  $Q_{\text{peak}} = 22.5$ , and area  $\sim 0.04\ \text{mm}^2$ ) is based on the design environment provided by the foundry, including PDK and RLC extraction flow, to speed up the design process. The chip area could be further reduced if a customized inductor layout is employed.

### III. MEASURED RESULTS AND DISCUSSION



The ESD-protected LNA was fabricated using a  $65\ \text{nm}$  CMOS process with a total chip area of  $0.51\ \text{mm}^2$  including the probing pads. The RF and ESD characteristics were both measured on-wafer. The ESD tests were performed by both HANWA HED-W5100D ESD tester and Barth 4002 TLP test system, both with a pulse of a  $10\ \text{ns}$  rise time and  $100\ \text{ns}$  width to simulate HBM. The MM ESD test has also been performed by HANWA HED-W5100D. In typical ESD test, the leakage current is monitored as the failure criteria. Compared with the conventional design using ESD devices such as diode, GGNMOS, or SCR, the leakage current of  $L_{ESD}$  and  $C_{ESD}$  in this study is difficult to be monitored directly. Alternatively, the leakage check can be performed at the  $V_{DD}$  node [4] and also confirmed with the RF characteristic degradation such as gain and noise figure after ESD stress.

Fig. 2 shows the measured small-signal power gain, input/output return losses, and NF of the ESD-protected LNA under a  $1.2\ \text{V}$  supply with an associated drain current of  $4.7\ \text{mA}$ . The LNA achieves a  $3\ \text{dB}$  bandwidth from  $17.5$  to  $26\ \text{GHz}$  (the bandwidth specified under a  $10\ \text{dB}$  return loss is from  $18.5$  to  $24\ \text{GHz}$ ) and a peak gain of  $17.9\ \text{dB}$ , and the input and output return losses are greater than  $6$  and  $13\ \text{dB}$ , respectively, within the  $3\ \text{dB}$  bandwidth. The gain variation is only  $1.3\ \text{dB}$  ( $16.6$  to  $17.9\ \text{dB}$ ) from  $18.5$  to  $24.5\ \text{GHz}$ . The LNA presents a flat  $NF$  of  $3.3$  to  $3.9\ \text{dB}$  in the frequency range from  $18.5$  to  $24.5\ \text{GHz}$ . Also, the measured  $S$ -parameters and  $NF$  before and after  $\pm 8\ \text{kV}$  (measurement limitation) HBM ESD zap are almost identical ( $|S_{21}|$  degradation  $< 0.8\ \text{dB}$  and  $NF$  degradation  $< 0.3\ \text{dB}$  within  $f_{3\ \text{dB}}$ ), indicating the ESD current has been successfully bypassed via  $L_{ESD}$  to the ground or  $V_{DD}$  without damaging the core circuit. It should be mentioned that the simulated results indicate that  $L_{ESD}$  and  $C_{ESD}$  can effectively increase the bandwidth of LNA, while maintaining a similar peak gain, compared to the optimized design without  $L_{ESD}$  and  $C_{ESD}$ . The main penalty comes from a slightly increased noise figure ( $\sim 0.1$ – $0.2\ \text{dB}$ ) due to the additional  $LC$  components.

Fig. 3 shows the TLP characteristics of the four HBM testing modes of the LNA. All the cases present a second breakdown

TABLE I  
 PERFORMANCE COMPARISON OF THE PROPOSED K-BAND LNAs WITH PRIOR ARTS

Ref.	Tech. (nm)	Freq. (GHz)	$S_{21}$ (dB)	NF (dB)	$S_{11}$ (dB)	$S_{22}$ (dB)	Power (mW)	$P_{1dB}$ (dBm)	IIP3 (dBm)	ESD (kV)	FOM <sup>1</sup>	FOM <sup>2</sup>
This work	65 CMOS	17.5–26	17.9	3.3–5.9	< -6	< -13	5.6	-15	-5	> 8	3.3	26.5
[10]	90 CMOS	1.6–28	10.7	2.92–4.4	< -10	--	21.6	-9	4	--	10.9	--
[11]	90 CMOS	18–26	16.2	2.5–4	< -4	< -3	26.4	--	--	--	--	--
[12]	180 CMOS	21–27	10.6	4.9–6.1	< -13	< -8.2	27	-14	-4	--	0.1	--
[13]	350 SiGe	22.2–26	13.1	3.1–3.3	< -5.4	< -10.6	41	-8.7	-1.8	1.5	0.2	0.24


 Fig. 2. Measured  $S_{11}$ ,  $S_{21}$ ,  $S_{22}$ , and  $NF$  of the ESD-protected wideband LNA before and after 8 kV HBM ESD zapping.

 Fig. 3. Measured TLP  $I-V$  characteristics of ESD-protected wideband LNA.

current  $It_2$  over 10 A, corresponding to an ESD level over 15 kV ( $V_{ESD} \sim It_2 \cdot 1.5k\Omega$ ) [2]. Note that in the PS and NS modes, the ESD network behaves like a short circuit due to  $L_{ESD}$  and the TLP current is conducted to the ground directly. Since the leakage current cannot be monitored across  $L_{ESD}$ , the ESD protection level is verified by the HANWA ESD tester together with the RF characteristics before and after 8 kV HBM ESD zapping, as shown in Fig. 2. For the PD and ND modes, the measured leakage currents are also shown in Fig. 3 (mainly from the power clamp). The extremely small and unchanged leakage current ( $\sim 0.14 \mu A$ ) up to 10 A indicates that the proposed ESD protection design is very effective. The MM tests by HANWA HED-W5100D also demonstrate the LNA can pass over  $\pm 700$  V for the PD and ND modes and  $\pm 1000$  V for the PS and NS modes. It should be pointed out that  $L_{ESD}$  plays a major role in the ESD protection by short circuiting the ESD discharge current to the ground, as can be seen from the relatively small TLP voltage ( $< 6$  V) in different stress modes. However,  $C_{ESD}$  is still very important to the overall ESD protection robustness, especially when the chip size increases with long metal routing and in more advanced technology node with even smaller breakdown voltage. Without measurements, it is difficult to predict the actual ESD protection level. Therefore, it is preferred to push the upper limit of the ESD level in practical design to prevent device latent damages during ESD events.

Table I [10]–[13] compares this work with published wideband LNAs operating at K-band, where FOM<sup>1</sup> and FOM<sup>2</sup> (modified from [4]) are as follows:

$$FOM^1 = \frac{Gain[abs] \times IIP3[mW] \times BW_3\text{dB}[GHz]}{(NF - 1)[abs] \times P_{DC}[mW]} \quad (3)$$

$$FOM^2 = \frac{Gain[abs] \times IIP3[mW] \times BW_3\text{dB}[GHz] \times ESD[kV]}{(NF - 1)[abs] \times P_{DC}[mW]} \quad (4)$$

With low noise, high gain, low power consumption, and high ESD protection level, the proposed LNA achieves FOMs among the best compared with prior works.

#### IV. CONCLUSION

An ESD-protected LNA was realized in 65 nm CMOS technology using grounded shunt inductor with high current capability and a series MOM capacitor with high breakdown voltage for ESD protection and input matching simultaneously. Under power consumption of 5.6 mW, the LNA presented excellent wideband and low noise characteristics. The minimum  $NF$  was only 3.3 dB and below 3.9 dB from 18.5 to 24.5 GHz. The peak power gain was 17.9 dB and the 3 dB bandwidth was from 17.5 to 26 GHz. LNA can pass 8 kV ESD stress, verified by RF performance measurements before and after 8 kV HBM ESD zap.

#### REFERENCES

- [1] A. Z. H. Wang, *On-Chip ESD Protection for Integrated Circuits: An IC Design Perspective*. Boston, MA: Kluwer, 2002.
- [2] M. H. Tsai, S. Hsu, F. Hsueh, and C. Jou, "A multi-ESD-path low-noise amplifier with a 4.3-A TLP current level in 65 nm CMOS," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 12, pp. 4004–4011, Dec. 2010.
- [3] P. Leroux and M. Steyaert, "High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection," *Electron. Lett.*, vol. 37, no. 7, pp. 467–469, 2001.
- [4] D. Linten, S. Thijs, M. Natarajan, P. Wambacq, W. Jeamsaksiri, and J. Ramos *et al.*, "A 5-GHz fully integrated ESD-protected low-noise amplifier in 90 nm RF CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1434–1442, Jul. 2005.
- [5] R. Berenguer, G. Liu, and Y. Xu, "A low power 77 GHz low noise amplifier with an area efficient RF-ESD protection in 65 nm CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 20, no. 12, pp. 678–680, Dec. 2010.
- [6] B. Huang, C. Wang, C. Chen, M. Lei, P. Huang, K. Lin, and H. Wang, "Design and analysis for a 60-GHz low-noise amplifier with RF ESD protection," *IEEE Trans. Microw. Theory and Tech.*, vol. 57, no. 2, pp. 298–305, Feb. 2009.
- [7] H. Zhang, X. Fan, and E. Sinencio, "A low-power, linearized, ultra-wideband LNA design technique," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 320–330, Feb. 2009.
- [8] T. Nguyen, C. Kim, G. Ihm, M. Yang, and S. Lee, "CMOS low-noise amplifier design optimization techniques," *IEEE Trans. Microw. Theory and Tech.*, vol. 52, no. 5, pp. 1433–1442, May 2004.
- [9] W. Cho and S. Hsu, "An ultra-low-power 24 GHz low-noise amplifier using 0.13  $\mu m$  CMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 20, no. 12, pp. 681–683, Dec. 2010.
- [10] H. Shen, Y. Lin, and S. Lu, "Analysis and design of a 1.6–28 GHz compact wideband LNA in 90 nm CMOS using a  $\pi$ -match input network," *IEEE Trans. Microw. Theory and Tech.*, vol. 58, no. 8, pp. 2092–2104, Aug. 2010.
- [11] S. Shin, S. Lai, K. Lin, M. Tsai, H. Wang, C. Chang, and Y. Tsai, "18–26 GHz low-noise amplifiers using 130- and 90 nm bulk CMOS technologies," in *Proc. RFIC Symp.*, Jun. 2005, pp. 47–50.
- [12] C. Chen, H. Yang, and Y. Lin, "A 21–27 GHz CMOS wideband LNA with  $9.3 \pm 1.3$  dB gain and  $103.9 \pm 8.1$  ps group-delay using standard 0.18  $\mu m$  CMOS technology," in *Proc. IEEE RWS*, Jan. 2009, p. 586.
- [13] V. Issakov, H. Knapp, M. Wojnowski, A. Thiede, W. Simburger, G. Haider, and L. Maurer, "ESD-protected 24 GHz LNA for radar applications in SiGe:C technology," in *Dig. Papers SiRF*, Jan. 2009, pp. 1–4.