

# AlGaIn/GaN HEMTs With Low Leakage Current and High On/Off Current Ratio

Yu-Syuan Lin, Yi-Wei Lain, and Shawn S. H. Hsu

**Abstract**—In this letter, we propose using an oxide-filled isolation structure followed by  $N_2/H_2$  postgate annealing to reduce the leakage current in AlGaIn/GaN HEMTs. An OFF-state drain leakage current that is smaller than  $10^{-9}$  A/mm (minimum  $5.1 \times 10^{-10}$  A/mm) can be achieved, and a gate leakage current in the range of  $7.8 \times 10^{-10}$  to  $9.2 \times 10^{-11}$  A/mm ( $V_{GS}$  from  $-10$  to  $0$  V and  $V_{DS} = 10$  V) is obtained. The substantially reduced leakage current results in an excellent ON/OFF current ratio that is up to  $1.5 \times 10^8$ . An improved flicker noise characteristic is also observed in the oxide-filled devices compared with that in the traditional mesa-isolated GaN HEMTs.

**Index Terms**—Flicker noise, GaN, HEMTs, leakage current.

## I. INTRODUCTION

HIGH-PERFORMANCE AlGaIn/GaN HEMTs have been successfully demonstrated for various applications in recent years [1], [2]. One of the critical issues that still remain for GaN HEMTs is the leakage current which causes additional noise source [3], current collapse effect [4], and reliability problems [5]. Experimental results also indicate that a leakage current results in a lowered breakdown voltage due to the hot-carrier-induced impact ionization [6]. The leakage current was also reported to increase the OFF-state loss and reduce the power supply efficiency [7].

Different approaches were proposed to reduce the gate leakage current [8]–[12]. One straightforward solution was to add an additional gate dielectric layer (MIS-HEMT structure) to block the leakage current path [8]–[10]. A gate leakage current that is as low as  $10^{-9}$  A/mm was reported [8], while the transconductance was relatively low due to the reduced channel control capability [10]. In addition, fluoride or  $O_2$  plasma treatments were employed to reduce the gate leakage current [11], [12], and a leakage current in the range of  $10^{-5}$  to  $10^{-8}$  A/mm was achieved. Different studies were also conducted to investigate the origins of the leakage current [13], [14].

In this letter, we propose a method using the oxide-filled mesa region followed by postgate annealing under a  $N_2/H_2$  mixture ambient to reduce the transistor leakage current. Previous studies reported that the etching process for mesa isolation




Fig. 1. AlGaIn/GaN HEMTs. (a) Mesa isolation structure. (b) Oxide-filled isolation structure.

in GaN-based devices produced deep level traps, causing an increased leakage current [15], [16]. It was found that the defect charges around the gate finger could result in barrier narrowing in the AlGaIn cap layer, leading to increased gate leakage current [6]. It was also reported that the OFF-state leakage current can be improved if the gate Schottky contacts are not directly affected by the mesa region [17]. With the proposed oxide-filled structure, the surface states and traps around the mesa edge can effectively be eliminated. Compared with the conventional mesa-isolated structure, the gate finger tips across the trap-rich mesa edge can also be prevented. Moreover, the postgate annealing treatment with forming gas further reduces the traps by hydrogen passivation. The measured results demonstrate a substantially reduced gate and drain leakage current and an extremely high ON/OFF drain current ratio in the proposed oxide-filled GaN HEMTs.

## II. DEVICE DESIGN AND FABRICATION

Fig. 1(a) and (b) shows the cross sections of the AlGaIn/GaN HEMTs using the traditional mesa isolation and the proposed oxide-filled isolation structures, respectively. The device structure was grown on a  $c$ -plane sapphire substrate by metal-organic chemical vapor deposition, which consisted of a GaN buffer layer, a  $3\text{-}\mu\text{m}$  undoped GaN layer, a  $3\text{-nm}$  undoped AlGaIn layer, a  $20\text{-nm}$  n-doped AlGaIn barrier layer (25% Al composition), and, finally, a  $5\text{-nm}$  undoped AlGaIn cap layer. The source/drain ohmic contacts were first formed by Ti/Al/Ti/Au deposition using rapid thermal annealing at  $800^\circ\text{C}$  for  $30$  s in a  $N_2$  ambient. After making the ohmic contact, a mesa isolation process was done by dry etching using a  $Cl_2/Ar$  gas mixture with an etching depth of  $300$  nm. The etched region around the mesa was then refilled by the e-beam oxide and followed by a lift-off process. Subsequently, a Ni/Au contact ( $20$  nm/ $300$  nm) was deposited to form the Schottky gate. The sample was then subscribed to the postgate annealing

Manuscript received October 11, 2009; revised November 1, 2009. First published December 11, 2009; current version published January 27, 2010. The review of this letter was arranged by Editor J. A. del Alamo.

The authors are with the Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan (e-mail: d925060@oz.nthu.edu.tw; g9663509@oz.nthu.edu.tw; shhsu@ee.nthu.edu.tw).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2009.2036576




Fig. 2. (a) Measured  $I_D$ - $V_{GS}$  characteristics. (b) Measured gate leakage current as a function of gate bias.

treatment at 350 °C for 60 s in a  $N_2/H_2$  ambient. Finally, a PECVD  $Si_3N_4/SiO_2$  layer of 0.4  $\mu m/0.8$   $\mu m$  was deposited for surface passivation. Note that the reference design with the conventional mesa isolation had identical process steps except the e-beam oxide refill. Furthermore, the two designs use the same device geometry with the gate length  $L_g$ , the gate-to-drain spacing  $L_{gd}$ , and the gate-to-source spacing  $L_{gs}$ , all of 2  $\mu m$ . The overall finger width of the devices is 50  $\mu m$ .

### III. RESULTS AND DISCUSSION

Fig. 2(a) shows the  $I_D$ - $V_{GS}$  characteristics, where five typical devices are averaged to show a more statistical result. The results from our previous studies with identical process steps and similar material layers except the oxide-filled isolation and postgate annealing are also presented for comparison (sample\_R1 and sample\_R2). Some performance figures of the devices shown in Fig. 2(a) are as follows. The  $I_{D,max}$  (under  $V_G = 0$  V and  $V_D = 10$  V) are 115 mA/mm (sample\_R1), 144 mA/mm (sample\_R2), 80 mA/mm (oxide filled), and 114 mA/mm (mesa isolated). The corresponding  $g_{mpk}$  (peak transconductance) are 36, 77, 30, and 42 mS/mm, respectively, and the values of the source resistance  $R_s$  are 13.3, 9.2, 16.6, and 13.2  $\Omega \cdot mm$ , respectively. The threshold voltages of the R1, R2, oxide-filled, and mesa-isolated devices are -4.8, -3.3, -5.1, and -4.6 V, respectively.




Fig. 3. Measured flicker noise characteristics.

As for the leakage characteristics, the devices with oxide-filled isolation demonstrate an extremely low OFF-state leakage current ( $I_D < 1.0 \times 10^{-9}$  A/mm; minimum  $5.1 \times 10^{-10}$  A/mm at  $V_{GS} = -5.4$  V) and an excellent ON/OFF current ratio that is up to  $1.5 \times 10^8$  (a standard deviation of 22%). Even for the conventional mesa-isolated HEMTs, the OFF-state  $I_D$  is smaller than  $2.1 \times 10^{-8}$  A/mm (minimum  $3.2 \times 10^{-9}$  A/mm at  $V_{GS} = -4.6$  V), and a ratio that is up to  $3.5 \times 10^7$  can be obtained (a standard deviation of 24%), which is greatly improved compared with that reported for traditional GaN HEMTs without the proposed forming gas treatment (typical OFF-state  $I_D \sim 10^{-4}$  to  $10^{-6}$  A/mm; see sample\_R1, R2, [18], and [19]). It can be seen that postgate annealing reduces the leakage current by more than three orders of magnitude. With the additional oxide-filled process, the leakage current is further improved by another one to two orders of magnitude. Note that the threshold voltage shifting toward a more negative value is observed in the oxide-filled devices. Similar trends were observed for the devices after surface passivation and explained by the reduced donorlike traps [20]. With the oxide-filled process, the traps at the mesa edge particularly underneath the Schottky gate are reduced, and a similar explanation can be applied.

Fig. 2(b) shows the measured gate leakage under the reverse bias condition, and the forward characteristics are also illustrated in the inset. The gate leakage current levels are in ranges of  $7.8 \times 10^{-10}$  to  $9.2 \times 10^{-11}$  A/mm and  $5.8 \times 10^{-8}$  to  $1.7 \times 10^{-9}$  A/mm ( $V_{GS}$  from -10 to 0 V and  $V_{DS} = 10$  V) for the oxide-filled and mesa-isolated devices with postgate annealing, respectively. The gate leakage current of the oxide-filled isolation structure also improves significantly compared with that observed in previous studies [18], [19]. It is worth mentioning that the gate leakage level obtained here is comparable and even lower than that in the devices using the MIS-HEMT structure with an additional dielectric layer [8]–[10]. It should also be mentioned that the measured leakage current at the source terminal is very small ( $< 10^{-11}$  A/mm), which implies that the drain-to-source leakage through the buffer layer and/or from the oxide-filled region is insignificant. The similar levels of the gate and drain leakages also suggest that the gate leakage current is the main contributor to the observed leakage from the drain terminal. Fig. 3 shows the normalized flicker noise

current spectral densities  $S_{id}/I_D^2$  of both device structures in the linear region ( $V_{GS} = 0$  V and  $V_{DS} = 0.1$  V). The result clearly indicates that the oxide-filled design presents a lower noise level compared with the traditional mesa-isolated device. Since flicker noise is related to the defects in the devices, the results also indicate that the oxide-filled isolation design is effective to mitigate the trapping effect in GaN HEMTs.

The fundamental ideas of oxide filled and postgate annealing are somewhat different, and yet, both of them can reduce the leakage current. The oxide-filled process levels the gate finger tips with the mesa to avoid the trap-rich mesa edge. On the other hand, the postgate annealing process can recover the damaged surface area by hydrogen diffusion [21], [22]. Since the etching damage is more severe in the mesa-edge region, it is relatively more difficult to be recovered by hydrogen diffusion. With the oxide-filled process, the mesa edge is filled up, and this problem can be prevented, and thus, an extremely low leaking level can be observed. If the devices are treated only with the oxide-filled process, the mesa-edge traps can be avoided, whereas the traps in the rest of the active area are still a problem. For the devices with oxide-filled isolation followed by postgate annealing, hydrogen diffusion at the mesa edge may not be as effective. However, as explained earlier, it is not that critical anymore. The results suggest that both the oxide-refilled design and the forming gas treatment are important factors to the observed low leakage current and the reduced trapping effect.

#### IV. CONCLUSION

In this letter, we have proposed an oxide-filled isolation structure followed by postgate annealing to alleviate the trapping effect and reduce the leakage current in GaN HEMTs. The devices showed the leakage current level to be as low as  $10^{-9}$  A/mm, which was about three orders of magnitude smaller than the typical reported values. An extremely high ON/OFF current ratio that is up to  $1.5 \times 10^8$  was obtained. The reduced flicker noise level in the oxide-filled GaN HEMTs also indicated alleviated trapping effects, which was consistent with the observed low leakage current.

#### REFERENCES

- [1] Y. Uemoto, D. Shibata, M. Yanagihara, H. Ishida, H. Matsuo, S. Nagai, N. Batta, M. Li, T. Ueda, T. Tanaka, and D. Ueda, "8300 V blocking voltage AlGaIn/GaN power HFET with thick poly-AlN passivation," in *IEDM Tech. Dig.*, Dec. 2007, pp. 861–864.
- [2] Y.-F. Wu, A. Saxler, M. Moore, R. P. Smith, S. Sheppard, P. M. Chavarkar, T. Wisleder, U. K. Mishra, and P. Parikh, "30-W/mm GaN HEMTs by field plate optimization," *IEEE Electron Device Lett.*, vol. 25, no. 3, pp. 117–119, Mar. 2004.
- [3] A. V. Vertiatchikh and L. F. Eastman, "Effect of the surface and barrier defects on the AlGaIn/GaN HEMT low-frequency noise performance," *IEEE Electron Device Lett.*, vol. 24, no. 9, pp. 535–537, Sep. 2003.
- [4] H. Hasegawa, T. Inagaki, S. Ootomo, and T. Hashizume, "Mechanisms of current collapse and gate leakage currents in AlGaIn/GaN heterostructure field effect transistors," *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 21, no. 4, pp. 1844–1855, Jul. 2003.
- [5] G. Meneghesso, G. Verzellesi, F. Danesin, F. Rampazzo, F. Zanon, A. Tazzoli, M. Meneghini, and E. Zanoni, "Reliability of GaN high-electron-mobility transistors: State of the art and perspectives," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 2, pp. 332–343, Jun. 2008.
- [6] W. Saito, M. Kuraguchi, Y. Takada, K. Tsuda, I. Omura, and T. Ogura, "Influence of surface defect charge at AlGaIn–GaN–HEMT upon Schottky gate leakage current and breakdown voltage," *IEEE Trans. Electron Devices*, vol. 52, no. 2, pp. 159–164, Feb. 2005.
- [7] W. Saito, M. Kuraguchi, Y. Takada, K. Tsuda, I. Omura, and T. Ogura, "High breakdown voltage undoped AlGaIn–GaN power HEMT on sapphire substrate and its demonstration for DC–DC converter application," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1913–1917, Nov. 2004.
- [8] V. Adivarahan, M. Gaevski, W. H. Sun, H. Fatima, A. Koudymov, S. Saygi, J. Yang, M. A. Khan, A. Tarakji, M. S. Shur, and R. Gaska, "Submicron gate Si<sub>3</sub>N<sub>4</sub>/AlGaIn/GaN–metal–insulator–semiconductor heterostructure field-effect transistors," *IEEE Electron Device Lett.*, vol. 24, no. 9, pp. 541–543, Sep. 2003.
- [9] C. Liu, E. F. Chor, and L. S. Tan, "Investigations of HfO<sub>2</sub>/AlGaIn/GaN metal–oxide–semiconductor high electron mobility transistors," *Appl. Phys. Lett.*, vol. 88, no. 17, pp. 173 504-1–173 504-3, Apr. 2006.
- [10] P. D. Ye, B. Yang, K. K. Ng, J. Bude, G. D. Wilk, S. Halder, and J. C. M. Hwang, "GaN metal–oxide–semiconductor high-electron-transistor with atomic layer deposited Al<sub>2</sub>O<sub>3</sub> as gate dielectric," *Appl. Phys. Lett.*, vol. 86, no. 6, pp. 063 501-1–063 501-3, Jan. 2005.
- [11] R. Chu, L. Shen, N. Fichtenbaum, D. Brown, S. Keller, and U. K. Mishra, "Plasma treatment for leakage reduction in AlGaIn/GaN and GaN Schottky contacts," *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 297–299, Apr. 2008.
- [12] J. W. Chung, J. C. Roberts, E. L. Piner, and T. Palacios, "Effect of gate leakage in the subthreshold characteristics of AlGaIn/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 29, no. 11, pp. 1196–1198, Nov. 2008.
- [13] J. Kotani, M. Tajima, S. Kasai, and T. Hashizume, "Mechanism of surface conduction in the vicinity of Schottky gates on AlGaIn/GaN heterostructures," *Appl. Phys. Lett.*, vol. 91, no. 9, pp. 093 501-1–093 501-3, Aug. 2007.
- [14] C. Xu, J. Wang, H. Chen, F. Xu, Z. Dong, Y. Hao, and C. P. Wen, "The leakage current of the Schottky contact on the mesa edge of AlGaIn/GaN heterostructure," *IEEE Electron Device Lett.*, vol. 28, no. 11, pp. 942–944, Nov. 2007.
- [15] X. A. Cao, S. J. Pearton, G. T. Dang, A. P. Zhang, F. Ren, and J. M. Van Hove, "GaN n- and p-type Schottky diodes: Effect of dry etch damage," *IEEE Trans. Electron Devices*, vol. 47, no. 7, pp. 1320–1324, Jul. 2000.
- [16] R. J. Shul, L. Zhang, A. G. Baca, C. G. Willison, J. Han, S. J. Pearton, K. P. Lee, and F. Ren, "Inductively coupled high-density plasma-induced etch damage of MESFETs," *Solid State Electron.*, vol. 45, no. 1, pp. 13–17, Jan. 2001.
- [17] Y. H. Choi, S. J. Kim, J. Lim, K. H. Cho, Y. S. Kim, I. H. Ji, and M. K. Han, "AlGaIn/GaN high-electron-mobility transistor (HEMT) employing Schottky contact on the unetched region and the silicon dioxide passivation," in *Proc. Power Electron. Spec. Conf.*, Jun. 2008, pp. 2590–2593.
- [18] C. Chan, T. Lee, S. Hsu, L. Chen, and Y. Lin, "Impacts of gate recess and passivation on AlGaIn/GaN HEMTs," *Jpn. J. Appl. Phys.*, vol. 46, no. 2, pp. 478–484, Feb. 2007.
- [19] S. Karmalkar, D. M. Sathaiya, and M. S. Shur, "Mechanism of the reverse gate leakage in AlGaIn/GaN high electron mobility transistors," *Appl. Phys. Lett.*, vol. 82, no. 22, pp. 3976–3978, Jun. 2003.
- [20] S. Arulkumaran, T. Egawa, H. Ishikawa, T. Jimbo, and Y. Sano, "Surface passivation effects on AlGaIn/GaN high-electron-mobility transistors with SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and silicon oxynitride," *Appl. Phys. Lett.*, vol. 84, no. 4, pp. 613–615, Jan. 2004.
- [21] A. Hierro, S. A. Ringel, M. Hansen, J. S. Speck, U. K. Mishra, and S. P. DenBaars, "Hydrogen passivation of deep levels in n-GaN," *Appl. Phys. Lett.*, vol. 77, no. 10, pp. 1499–1501, Sep. 2000.
- [22] A. P. Edwards, J. A. Mittereder, S. C. Binari, D. S. Katzer, D. F. Storm, and J. A. Roussos, "Improved reliability of AlGaIn–GaN HEMTs using an NH<sub>3</sub> plasma treatment prior to SiN passivation," *IEEE Electron Device Lett.*, vol. 26, no. 4, pp. 225–227, Apr. 2005.