

2.07-kV AlGaN/GaN Schottky Barrier Diodes on Silicon With High Baliga's Figure-of-Merit

Chuan-Wei Tsou, Kai-Pin Wei, Yi-Wei Lian, and Shawn S. H. Hsu, *Member, IEEE*

Abstract—In this letter, we demonstrate high-performance AlGaN/GaN Schottky barrier diodes (SBDs) on Si substrate with a recessed-anode structure for reduced turn-on voltage V_{ON} . The impact of the surface roughness after the recessed-anode formation on device characteristics is investigated. An improved surface condition can reduce the leakage current and enhance the breakdown voltage simultaneously. A low turn-on voltage of only 0.73 V can be obtained with a 50-nm recess depth. In addition, the different lengths of Schottky extension acting like a field plate are investigated. A high reverse breakdown voltage of 2070 V and a low specific ON-resistance of $3.8 \text{ m}\Omega \cdot \text{cm}^2$ yield an excellent Baliga's figure of merit of 1127 MW/cm^2 , which can be attributed to the low surface roughness of only 0.6 nm and also a proper Schottky extension of 2 μm to alleviate the peak electric field intensity in the SBDs.

Index Terms—GaN, Schottky barrier diode (SBD), silicon substrate, Baliga's figure-of-merit.

I. INTRODUCTION

THE SCHOTTKY barrier diode (SBD) is an essential component in many power conversion systems. With the increased demand for a small form factor in various power electronics applications, it is an inevitable trend to increase the operating speed of the devices and circuits. However, this also poses a great challenge of maintaining high power conversion efficiency. Recently, the GaN-based SBDs have attracted significant attention for high power and high speed applications due to the excellent material property such as high carrier density, high electron saturation velocity, and high breakdown voltage (V_{BK}) [1]–[5]. Also, recent progress in technology allows the GaN epi structure to be grown on large silicon substrates, making it realistic to achieve low-cost and high-performance GaN SBDs for power applications [6]. One issue remains for the GaN SBD is the relatively high turn-on voltage V_{ON} owing to the wide bandgap nature of the material, which can increase the conduction loss and seriously degrade the efficiency of circuits and systems.

Various approaches have been proposed to reduce V_{ON} of AlGaN/GaN SBDs, which is ~ 1 – 1.3 V in typical devices. Table I summarizes recent advances of GaN SBDs on different substrates. The field effect Schottky barrier diode (FESBD)

Manuscript received October 13, 2015; revised October 25, 2015; accepted November 7, 2015. Date of publication November 10, 2015; date of current version December 24, 2015. This work was supported by the Ministry of Science and Technology, Taiwan, under Grant 103-2221-E-007-115-MY3. The review of this letter was arranged by Editor W. T. Ng.

The authors are with the Electrical Engineering Department, National Tsing Hua University, Hsinchu 30013, Taiwan (e-mail: shhsu@ee.nthu.edu.tw).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2015.2499267

TABLE I
RECENT ADVANCES OF AlGaN/GaN SBDs ON DIFFERENT SUBSTRATES

Ref.	Substrate	V_{ON} (V)	L_{AC} (μm)	V_{BK} (V)	$R_{ON,SP}$ ($\text{m}\Omega \cdot \text{cm}^2$)	B-FOM (MW/cm 2)
[14]	Sapphire	0.8	20	747	12	47
[13]	Sapphire	--	30	765	81.3	7.2
[12]	SiC	0.43	8	1000	0.45	2222
[11]	Si	0.5	15	800	3	213.3
[4]	Si	0.67	25	1900	5.12	727
[3]	Si	1	15	1500	3.37	666.7
[2]	Si	0.37	18	1440	--	--
[1]	Si	0.63	10	390	1.4	108
This work	Si	0.73	21	2070	3.8	1127

demonstrated a low V_{ON} of 0.63 V using a Schottky-gate-controlled 2DEG technology [1]. A gated ohmic structure was proposed to reduce the turn-on voltage from 1.05 V to 0.37 V without breakdown voltage degradation [2]. A selective Si diffusion approach was proposed to simultaneously improve V_{ON} from 1.3 V to 1 V and V_{BK} from 1250 V to 1500 V [3]. Also, a fully recessed anode structure with a dual field plate featured a high breakdown voltage of 1.9 kV was reported [4]. Among the different approaches, the recess technology is an effective way to reduce V_{ON} while maintaining high reverse blocking capability. By employing the recess process in GaN SBDs, one important issue is the understanding and control of the surface condition of etching. Studies reported that the surface roughness after the recess process is critical to the device characteristics [7]–[10]. A high contact roughness may result in a rapid increase of the channel/buffer leakage current and premature breakdown.

In this letter, we focus on the investigation of surface condition after the recessed-anode formation of GaN-on-Si SBDs. The results show how the surface roughness can affect both forward and reverse characteristics for a fully recessed structure, which has not been discussed in the previous publications. Using a relatively simple structure but optimized surface condition and proper field plate design, the achieved B-FOM of 1127 MW/cm^2 is among the highest compared with the published GaN-on-Si SBDs.

II. DEVICE STRUCTURE AND FABRICATION

The epitaxial layer as shown in Fig. 1 was grown by MOCVD on a low resistivity silicon substrate. The device layout is circular type, which is defined by R (radius of Schottky metal), L_{ext} (extended length over the recess edge),




Fig. 1. Cross section of the AlGaN/GaN SBDs on silicon substrate.




Fig. 2. (a) Measured etching rate and surface roughness of the tested recipes versus different pressures, and the AFM images of (b) the as-grown surface (c) after pressure of 6 Pa etching (d) after pressure of 8 Pa etching.

t_r (etching depth of the recessed anode), and L_{AC} (the distance between anode and cathode). The ohmic contact (Ti/Al/Ni/Au) was first fabricated with a recess depth of 30 nm, followed by rapid thermal annealing at 800 °C for 30 s in N₂ ambient. Note that the recessed ohmic contact of 30-nm allows the TiN contacting the 2DEG channel directly after high temperature annealing, resulting in enhanced carrier tunneling and reduced contact resistance [15]. After the ohmic contact formation, mesa isolation was done by using dry etching with Cl₂/Ar mixture gas. A pattern was developed for the recessed-anode process using various recipes to obtain low surface roughness by the ICP-RIE. Fig. 2(a) presents the etching rate and surface roughness (RMS/average roughness R_q/R_a) vs. pressure, which indicates that the etching rate reduces with increased pressure. At higher pressures, the mean energy of ion bombardment becomes lower due to the increased collisions. As a result, the reduced etching rate leads to improved surface roughness [16]. The finally selected recipe is with a Cl₂ flow of 20 sccm, an ICP power of 30 W, a RF power of 10 W (50 V_{p-p} producing V_{DC} of -1 V), and a pressure of 8 Pa, yielding an etching rate of 1 nm/min. Before recess etching, the R_q/R_a is 0.4 nm/0.25 nm for the as-grown surface, as shown in Fig. 2(b). The R_q/R_a becomes 1.2 nm/0.85 nm and 0.8 nm/0.6 nm after etching with the applied pressures of 6 Pa and 8 Pa, respectively (Fig. 2(c) and 2(d)). The Schottky metal stack of Ni/Au (40 nm/350 nm) was then deposited, followed by a passivation of SiN_x/SiO_x/SiN_x using PECVD at 300 °C. The contact resistance R_c of 0.53 Ω·mm and sheet resistance R_{sh} of 428 Ω/□ were obtained by the transmission line method after passivation.

III. RESULTS AND DISCUSSION

Fig. 3(a) and 3(b) show the measured $I-V$ characteristics of the SBDs ($t_r = 50$ nm) with various anode-to-cathode distances ($L_{AC} = 3 - 21$ μm; $L_{ext} = 2$ μm and $R = 50$ μm)




Fig. 3. $I-V$ characteristics of the SBDs (a) forward bias and (b) reverse bias.

in forward and reverse characteristics, respectively. Note that the fully recessed anode enables the Schottky metal to contact the 2DEG along with an increased tunneling probability (with a thin barrier in the range of 4 – 10 nm), which results in a reduced V_{ON} without degradation of reverse leakage [17]. Fig. 3(a) shows that the high forward currents of 104 and 86.5 mA/mm for $L_{AC} = 15$ and 21 μm (at a forward bias of 2 V) are achieved, respectively. As shown in the inset of Fig. 3(a), an excellent on/off ratio up to $\sim 10^{11}$ can be obtained. Also, the extracted ideality factor n and V_{ON} (at a forward current of 1 mA/mm) are 1.18 ± 0.01 and 0.73 ± 0.01 V, respectively. The corresponding barrier height $q\phi_B$ is 0.6 ± 0.01 eV. The small variations indicate an excellent Schottky junction uniformity of the devices with different L_{AC} . By using the area of active region including a 2-μm transfer length of ohmic contact and a 2-μm Schottky extension length, the specific ON-resistance $R_{ON,SP}$ can be calculated as 2.2 and 3.8 mΩ · cm² for devices with L_{AC} of 15 and 21 μm, respectively. Fig. 3(b) shows the reverse $I-V$ characteristics of devices with various L_{AC} . The Schottky metal extension forms a Γ-shaped electrode and acts similar to a field plate to alleviate the peak electric field intensity. Note that the field plate structure is typically fabricated on top of the passivation layer to take advantage of the e-field redistribution and increased insulator thickness for enhanced breakdown voltage. The length of extension could also be critical to the breakdown voltage [18]. Compared with the GaN SBDs also using the recessed-anode structure [4], [12], we propose a relatively simple structure with the Schottky metal extension directly realized on top of the GaN cap layer (see Fig. 1), which eases the requirement of high quality passivation layer and additional process steps for the field plate structure. Considering the surface-induced trapping effect with the Schottky metal extension, it has been revealed that the impact becomes obvious as L_{ext} exceeds $\sim 4-5$ μm [19]. Therefore, the extension of only $\sim 1-2$ μm here should not have a significant effect on the device characteristics.

As aforementioned, the surface condition of etching is very important to the recessed structure for optimized device performance. Fig. 3(b) shows that an excellent reverse breakdown voltage up to 2070 V for $L_{AC} = 21$ μm can be achieved, which is an evidence of the high quality surface condition after recess process. The inset of Fig. 3(b) shows the linearly increased breakdown voltage versus L_{AC} with two different L_{ext} of 1 and 2 μm. With an appropriately designed L_{ext} ,




Fig. 4. Measured buffer leakage with the test patterns.

a complete pinch-off characteristic for the 2DEG channel can prevent degradation of the leakage current and breakdown voltage. A noticeable improvement of V_{BK} of 12.5% for devices with $L_{ext} = 2 \mu\text{m}$ ($L_{AC} = 21 \mu\text{m}$) is obtained, compared with that for L_{ext} of 1 μm . The effective critical electric field ($E_{cr,eff}$) can be calculated in a range of 1.1–1.4 MV/cm. It is worth mentioning that V_{BK} still increases proportionally with L_{AC} even up to 21 μm (the maximum value used in this design).

Although a high breakdown voltage is achieved, the leakage current is relatively large in the SBDs. To investigate the origin of leakage current, the test pattern with removed 2DEG channel [20] (inset of Fig. 4) was also fabricated in the same process. The similar leakage levels between the test pattern and the SBD (see Fig. 3(b)) suggest that the buffer leakage is the main contributor to the observed reverse leakage in the SBDs. Without an additional dielectric layer for MIS structure [21] or gated edge termination [22], it should be pointed out that the fabricated devices exhibit a similar leakage level compared with recently reported GaN-on-Si SBDs [2], [11], [21], [22]. It was suggested that the nonalloyed ohmic contact using regrown n⁺ GaN can suppress the leakage current [20]. Also, the improved buffer structure by a high-resistivity [23] or an even thicker [24] layer has been reported to effectively reduce the vertical leakage current. Note that the surface roughness related to the defect density and the trap activation energy could exacerbate the trap-assisted tunneling (TAT) process, which is an important leakage mechanism associated with thermally activated reverse current [17], [25]–[27]. As presented in this letter, we obtain a low surface roughness in the etching process, which is expected to alleviate the TAT process and leakage current degradation at high temperatures.

To further prove the impact of the surface roughness on device performance, the devices of two etching depths (50 vs. 60 nm) along with different surface roughnesses ($R_q/R_a = 0.8 \text{ nm}/0.6 \text{ nm}$ vs. $R_q/R_a = 1.2 \text{ nm}/0.8 \text{ nm}$) are demonstrated. As shown in Fig. 5(a), the 50-nm SBD exhibits a slightly higher V_{ON} of 0.73 V compared with 60-nm SBD ($V_{ON} = 0.6 \text{ V}$). The increased V_{ON} with less surface roughness can be attributed to the increased $q\phi_B$ (from 0.52 to 0.6 eV), resulting from less surface states and alleviated trapping effects. The trend is consistent with previously reported results with improved surface condition [28], [29]. Also, the 60-nm device shows a degraded ideality factor of 1.27, which also agrees with the observed higher surface roughness. This may also explain the devices with a low V_{ON} of 0.43 V but a relatively large n of 1.76 [12]. Fig. 5(b) shows




Fig. 5. Comparison of I - V characteristics of the SBDs with 50-nm and 60-nm etching depths (a) Forward bias and (b) reverse bias.




Fig. 6. Benchmark plot of V_{BK} versus $R_{ON,SP}$ for lateral GaN-based SBDs on different substrates.

that improved surface roughness exhibits an obvious leakage current suppression together with an improved V_{BK} up to 26% (from 1640 to 2070 V; $L_{AC} = 21 \mu\text{m}$).

Fig. 6 plots the benchmark of V_{BK} versus $R_{ON,SP}$ for various GaN-based power diodes. Owing to the optimized surface condition and proper design of field plate, the proposed devices with a recessed anode demonstrate the highest V_{BK} and best FOM, compared with other SBDs on silicon. Also, our devices show a comparable performance to the SBDs grown on the SiC substrate. Considering the more pronounced lattice and thermal mismatches, it is more challenging to realize high performance GaN SBDs on silicon than SiC [23], [30]. Nevertheless, as compared to the SiC substrate, growing GaN on a large-scale Si substrate has great advantages such as significant cost reduction and the opportunity of integration with existing advanced Si technology. It should be mentioned that the superior FOM obtained in [12] could be mainly attributed to the higher effective critical e-field for the GaN-on-SiC device compared with that of GaN-on-Si substrate.

IV. CONCLUSION

In this letter, the fully recessed AlGaN/GaN SBDs on silicon substrate with an excellent Baliga's FOM have been demonstrated. The devices with different surface condition indicated that an improved etching surface could effectively suppress the leakage current and enhance the breakdown voltage. Also, the test pattern suggested that the buffer leakage is the main contributor to the observed reverse current in the presented GaN-on-Si SBDs. The recessed anode can effectively lower the V_{ON} to be only 0.73 V while maintaining a high reverse blocking capability. Owing to the low roughness of only 0.6 nm and a properly designed L_{ext} of 2 μm acting as

a field plate, a high reverse breakdown voltage of 2070 V with a low $R_{ON,SP}$ of $3.8 \text{ m}\Omega \cdot \text{cm}^2$ can be obtained. The achieved B-FOM of 1127 MW/cm^2 is among the highest compared with the published GaN-on-Si Schottky barrier diodes.

REFERENCES

- [1] W. Chen, K.-Y. Wong, W. Huang, and K. J. Chen, "High-performance AlGaN/GaN lateral field-effect rectifiers compatible with high electron mobility transistors," *Appl. Phys. Lett.*, vol. 92, no. 25, pp. 253501-1–253501-3, Jun. 2008. DOI: 10.1063/1.2951615
- [2] J.-G. Lee, B.-R. Park, C.-H. Cho, K.-S. Seo, and H.-Y. Cha, "Low turn-on voltage AlGaN/GaN-on-Si rectifier with gated ohmic anode," *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 214–216, Feb. 2013. DOI: 10.1109/LED.2012.2235403
- [3] Y.-W. Lian, Y.-S. Lin, J.-M. Yang, C.-H. Cheng, and S. S. H. Hsu, "AlGaN/GaN Schottky barrier diodes on silicon substrates with selective Si diffusion for low onset voltage and high reverse blocking," *IEEE Electron Device Lett.*, vol. 34, no. 8, pp. 981–983, Aug. 2013. DOI: 10.1109/LED.2013.2269475
- [4] M. Zhu, B. Song, M. Qi, Z. Hu, K. Nomoto, X. Yan, Y. Cao, W. Johnson, E. Kohn, D. Jena, and H. G. Xing, "1.9-kV AlGaN/GaN lateral Schottky barrier diodes on silicon," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 375–377, Apr. 2015. DOI: 10.1109/LED.2015.2404309
- [5] W. Chen, K.-Y. Wong, and K. J. Chen, "Single-chip boost converter using monolithically integrated AlGaN/GaN lateral field-effect rectifier and normally off HEMT," *IEEE Electron Device Lett.*, vol. 30, no. 5, pp. 430–432, May 2009. DOI: 10.1109/LED.2009.2015897
- [6] A. Ubukata, K. Ikenaga, N. Akutsu, A. Yamaguchi, K. Matsumoto, T. Yamazaki, and T. Egawa, "GaN growth on 150-mm-diameter (111) Si substrates," *J. Cryst. Growth*, vol. 298, pp. 198–201, Jan. 2007. DOI: 10.1016/j.jcrysgro.2006.10.147
- [7] C.-Y. Chan, T.-C. Lee, S. S. H. Hsu, L. Chen, and Y.-S. Lin, "Impacts of gate recess and passivation on AlGaN/GaN high electron mobility transistors," *Jpn. J. Appl. Phys.*, vol. 46, no. 2, pp. 478–484, Feb. 2007. DOI: 10.1143/JJAP.46.478
- [8] K.-W. Kim, S.-D. Jung, D.-S. Kim, H.-S. Kang, K.-S. Im, J.-J. Oh, J.-B. Ha, J.-K. Shin, and J.-H. Lee, "Effects of TMAH treatment on device performance of normally off Al₂O₃/GaN MOSFET," *IEEE Electron Device Lett.*, vol. 32, no. 10, pp. 1376–1378, Oct. 2011. DOI: 10.1109/LED.2011.2163293
- [9] Z. Xu, J. Wang, Y. Liu, J. Cai, J. Liu, M. Wang, M. Yu, B. Xie, W. Wu, X. Ma, and J. Zhang, "Fabrication of normally off AlGaN/GaN MOSFET using a self-terminating gate recess etching technique," *IEEE Electron Device Lett.*, vol. 34, no. 7, pp. 855–857, Jul. 2013. DOI: 10.1109/LED.2013.2264494
- [10] J. W. Chung, W. E. Hoke, E. M. Chumbes, and T. Palacios, "AlGaN/GaN HEMT with 300-GHz f_{max} ," *IEEE Electron Device Lett.*, vol. 31, no. 3, pp. 195–197, Mar. 2010. DOI: 10.1109/LED.2009.2038935
- [11] E. B. Treidel, O. Hilt, A. Wentzel, J. Würfl, and G. Tränkle, "Fast GaN based Schottky diodes on Si(111) substrate with low onset voltage and strong reverse blocking," *Phys. Status Solidi C*, vol. 10, no. 5, pp. 849–852, May 2013. DOI: 10.1002/pssc.201200569
- [12] E. Bahat-Treidel, O. Hilt, R. Zhytnyska, A. Wentzel, C. Meliani, J. Würfl, and G. Tränkle, "Fast-switching GaN-based lateral power Schottky barrier diodes with low onset voltage and strong reverse blocking," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 357–359, Mar. 2012. DOI: 10.1109/LED.2011.2179281
- [13] W. Lim, J.-H. Jeong, J.-H. Lee, S.-B. Hur, J.-K. Ryu, K.-S. Kim, T.-H. Kim, S. Y. Song, J.-I. Yang, and S. J. Pearton, "Temperature dependence of current-voltage characteristics of Ni-AlGaN/GaN Schottky diodes," *Appl. Phys. Lett.*, vol. 97, no. 24, pp. 242103-1–242103-3, Dec. 2010. DOI: 10.1063/1.3525931
- [14] J.-H. Lee, C. Park, K.-S. Im, and J.-H. Lee, "AlGaN/GaN-based lateral-type Schottky barrier diode with very low reverse recovery charge at high temperature," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3032–3039, Oct. 2013. DOI: 10.1109/TED.2013.2273271
- [15] L. Wang, D.-H. Kim, and I. Adesida, "Direct contact mechanism of ohmic metallization to AlGaN/GaN heterostructures via ohmic area recess etching," *Appl. Phys. Lett.*, vol. 95, no. 17, pp. 172107-1–172107-3, Oct. 2009. DOI: 10.1063/1.3255014
- [16] D. S. Rawal, H. K. Malik, V. R. Agarwal, A. K. Kapoor, B. K. Sehgal, and R. Muralidharan, "BCl₃/Cl₂-based inductively coupled plasma etching of GaN/AlGaN using photoresist mask," *IEEE Trans. Plasma Sci.*, vol. 40, no. 9, pp. 2211–2220, Sep. 2012. DOI: 10.1109/TPS.2012.2206831
- [17] Y. Yao, J. Zhong, Y. Zheng, F. Yang, Y. Ni, Z. He, Z. Shen, G. Zhou, S. Wang, J. Zhang, J. Li, D. Zhou, Z. Wu, B. Zhang, and Y. Liu, "Current transport mechanism of AlGaN/GaN Schottky barrier diode with fully recessed Schottky anode," *Jpn. J. Appl. Phys.*, vol. 54, no. 1, pp. 011001-1–011001-6, Jan. 2015. DOI: 10.7567/JJAP.54.011001
- [18] S. Karmalkar and U. K. Mishra, "Enhancement of breakdown voltage in AlGaN/GaN high electron mobility transistors using a field plate," *IEEE Trans. Electron Devices*, vol. 48, no. 8, pp. 1515–1521, Aug. 2001. DOI: 10.1109/16.936500
- [19] Y.-W. Lian, Y.-S. Lin, H.-C. Lu, Y.-C. Huang, and S. S. H. Hsu, "Drain E-field manipulation in AlGaN/GaN HEMTs by Schottky extension technology," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 519–524, Feb. 2015. DOI: 10.1109/TED.2014.2382558
- [20] Y. Dora, A. Chakraborty, S. Heikman, L. McCarthy, S. Keller, S. P. DenBaars, and U. K. Mishra, "Effect of ohmic contacts on buffer leakage of GaN transistors," *IEEE Electron Device Lett.*, vol. 27, no. 7, pp. 529–531, Jul. 2006. DOI: 10.1109/LED.2006.876306
- [21] Q. Zhou, Y. Jin, Y. Shi, J. Mou, X. Bao, B. Chen, and B. Zhang, "High reverse blocking and low onset voltage AlGaN/GaN-on-Si lateral power diode with MIS-gated hybrid anode," *IEEE Electron Device Lett.*, vol. 36, no. 7, pp. 660–662, Jul. 2015. DOI: 10.1109/LED.2015.2432171
- [22] S. Lenci, B. De Jaeger, L. Carbonell, J. Hu, G. Mannaert, D. Wellekens, S. You, B. Bakeroot, and S. Decoutere, "Au-free AlGaN/GaN power diode on 8-in Si substrate with gated edge termination," *IEEE Electron Device Lett.*, vol. 34, no. 8, pp. 1035–1037, Aug. 2013. DOI: 10.1109/LED.2013.2267933
- [23] Y. C. Choi, M. Poprathic, H.-Y. Cha, B. Peres, M. G. Spencer, and L. F. Eastman, "The effect of an Fe-doped GaN buffer on OFF-state breakdown characteristics in AlGaN/GaN HEMTs on Si substrate," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 2926–2931, Dec. 2006. DOI: 10.1109/TED.2006.885679
- [24] I. B. Rowena, S. L. Selvaraj, and T. Egawa, "Buffer thickness contribution to suppress vertical leakage current with high breakdown field (2.3 MV/cm) for GaN on Si," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1534–1536, Nov. 2011. DOI: 10.1109/LED.2011.2166052
- [25] T. Hashizume, J. Kotani, and H. Hasegawa, "Leakage mechanism in GaN and AlGaN Schottky interfaces," *Appl. Phys. Lett.*, vol. 84, no. 24, pp. 4884–4886, Jun. 2004. DOI: 10.1063/1.1762980
- [26] E. J. Miller, E. T. Yu, P. Walterteit, and J. S. Speck, "Analysis of reverse-bias leakage current mechanisms in GaN grown by molecular-beam epitaxy," *Appl. Phys. Lett.*, vol. 84, no. 4, pp. 535–537, Jan. 2004. DOI: 10.1063/1.1644029
- [27] Z.-Q. Fang, D. C. Look, D. H. Kim, and I. Adesida, "Traps in AlGaN/GaN/SiC heterostructures studied by deep level transient spectroscopy," *Appl. Phys. Lett.*, vol. 87, no. 18, pp. 182115-1–182115-3, Oct. 2005. DOI: 10.1063/1.2126145
- [28] S. Arulkumaran, T. Egawa, and H. Ishikawa, "Studies on the influences of *i*-GaN, *n*-GaN, *p*-GaN and InGaN cap layers in AlGaN/GaN high-electron-mobility transistors," *Jpn. J. Appl. Phys.*, vol. 44, no. 5A, pp. 2953–2960, May 2005. DOI: 10.1143/JJAP.44.2953
- [29] N. Jeon, W. Choi, H. Ryu, H.-Y. Cha, and K.-S. Seo, "Fully recessed Schottky barrier diodes with a digital etching on AlGaN/GaN heterostructures," in *Proc. Int. Conf. Solid State Devices Mater.*, Sep. 2013, pp. 142–143.
- [30] S. L. Selvaraj, T. Suzue, and T. Egawa, "Breakdown enhancement of AlGaN/GaN HEMTs on 4-in silicon by improving the GaN quality on thick buffer layers," *IEEE Electron Device Lett.*, vol. 30, no. 6, pp. 587–589, Jun. 2009. DOI: 10.1109/LED.2009.2018288
- [31] Y. S. Kim, M. W. Ha, M. K. Kim, and M. K. Han, "AlGaN/GaN Schottky barrier diode on Si substrate employing NiO_x/Ni/Au contact," *Jpn. J. Appl. Phys.*, vol. 51, no. 9S2, pp. 09MC01-1–09MC01-5, Sep. 2012. DOI: 10.1143/JJAP.51.09MC01
- [32] A. P. Zhang, J. W. Johnson, F. Ren, J. Han, A. Y. Polyakov, N. B. Smirnov, A. V. Govorkov, J. M. Redwing, K. P. Lee, and S. J. Pearton, "Lateral Al_xGa_{1-x}N power rectifiers with 9.7 kV reverse breakdown voltage," *Appl. Phys. Lett.*, vol. 78, no. 6, pp. 823–825, Feb. 2001. DOI: 10.1063/1.1346622