

Publication list – Mi-Chang Chang

1. **M.-C. Chang**, C.-S. Chang, C.-P. Chao, K.-I. Goto, M. Jeong, L.-C. Lu, C. H. Diaz, "Transistor-and Circuit-Design Optimization for Low-Power CMOS," IEEE Trans. on Electron Devices, Volume 55, Issue 1, Jan. 2008 Page(s):84 - 95
2. Shao-Chang Huang, Yu-Hung Chu, Chen-Chi Kuo, T.Y. Huang, M.H. Song, and **Mi-Chang Chang**, "Low-Leakage Diode String Design without Extra Circuits for ESD Applications," 2006 International Symposium on VLSI Technology, Systems, and Applications, April 2006 pp. 1 - 4.
3. Li-Chun Tien, Jing-Jou Tang, **Mi-Chang Chang**, "An automatic layout generator for I/O cells," Proceedings. Fifth International Workshop on System-on-Chip for Real-Time Applications, 2005, July, 2005, pp. 295 – 300.
4. Huang, S.C.; Lee, J.H.; Lee, S.C.; Chen, K.M.; Song, M.H.; Chiang, C.Y.; **Mi-Chang Chang**; "Circuit and silicide impact on the correlation between TLP and ESD (HBM and MM)," Integrated Reliability Workshop Final Report, 2004 IEEE International, 18-21 Oct. 2004 Page(s):169 - 172
5. Li-Chun Tien, Jing-Jou Tang, **Mi-Chang Chang**, "An Automatic Layout Generator for I/O Cells", Proceedings of 2004 VLSI Design/CAD Symposium, Aug., 2004.
6. Wu, T.I.; Chih, Y.D.; Chen, S.H.; Wang, W.; **Mi-Chang Chang**; Shih, J.R.; Chin, H.W.; Wu, K.; "Characterization of split gate flash memory endurance degradation mechanism," Physical and Failure Analysis of Integrated Circuits, 2004. IPFA 2004. Proceedings of the 11th International Symposium on the, 5-8 July 2004 Page(s):115 - 117
7. Diaz, C.H.; Fung, K.H.; Cheng, S.M.; Cheng, K.L.; Wang, S.W.; Huang, H.T.; Leung, Y.K.; Tsai, M.H.; Wu, C.C.; Lin, C.C.; **Mi-Chang Chang**; Tang, D., "Device properties in 90 nm and beyond and implications on circuit design," Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , 8-10 Dec. 2003, Pages:2.6.1 - 2.6.4.
8. Diaz, C.H.; **Mi-Chang Chang**; Tong-Chern Ong; Sun, J.Y.-C.; "Process and circuit design interlock for application-dependent scaling tradeoffs and optimization in the SoC era," Solid-State Circuits, IEEE Journal of , Volume: 38 Issue: 3 , March 2003 Page(s): 444 –449
9. Diaz, C.H.; **Mi-Chang Chang**; Ong, T.C.; Sun, J.Y.C.; "Application-dependent scaling tradeoffs and optimization in the SoC era," Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002 , 12-15 May 2002 Page(s): 475 –478

10. Chung-Hui Chen; Yean-Kuen Fang; Chien-Chun Tsai; Shen Tu; Mark, K.L.; Chen, K.L.; **Mi-Chang Chang**, "High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies," Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002 , 12-15 May 2002 Page(s): 89 –92
11. Wen-Tai Wang; Ming-Dou Ker; **Mi-Chang Chiang**; Chung-Hui Chen, "Level shifters for high-speed 1 V to 3.3 V interfaces in a 0.13 μm Cu-interconnection/low-k CMOS technology," VLSI Technology, Systems, and Applications, 2001. Proceedings of Technical Papers. 2001 International Symposium on , 2001, Page(s): 307 -310
12. Hal Edwards, Vladimir A. Ukraintsev, Richard San Martin, F. Scott Johnson, Philip Menz, Shawn Walsh, Stan Ashburn, K. Scott Wills, Ken Harvey, and **Mi-Chang Chang**, "PN-junction delineation in Si devices using scanning capacitance spectroscopy," Journal of Applied Physics Vol 87(3) pp. 1485-1495. February 1, 2000
13. Ukraintsev, V.A.; Walsh, S.T.; Ashburn, S.P.; Machala, C.F.; Edwards, H.; Gray, J.T.; Joshi, S.; Woodall, D.; **Chang, M.-C.**, "Two-dimensional dopant characterization using SIMS, SCS and TSUPREM4," Electron Devices Meeting, 1999. IEDM Technical Digest. International , 1999, Page(s): 349 –352
14. Liu, W.; **Mi-Chang Chang**, "Transistor transient studies including transcapacitive current and distributive gate resistance for inverter circuits," Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on , Volume: 45 Issue: 4 , April 1998, Page(s): 416 -422
15. Erdogan, M.U.; **Chang, M.-C.**; Bowen, C.; Chatterjee, A.; Seitchik, J.; Shichijo, H., "Analysis of gate tunneling current in ultra-thin oxide MOSFET's," Device Research Conference Digest, 1998. 56th Annual , 1998, Page(s): 14 -15
16. Amerasekera, A.; **Mi-Chang Chang**; Duvvury, C.; Ramaswamy, S., "Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high-current simulations," IEEE Circuits and Devices Magazine , Volume: 13 Issue: 2 , March 1997, Page(s): 7 -10
17. Ramaswamy, S.; Amerasekera, A.; **Chang, M.-C.**, "A unified substrate current model for weak and strong impact ionization in sub-0.25 μm NMOS devices," Electron Devices Meeting, 1997. Technical Digest., International , 1997, Page(s): 885 -888
18. Liu, W.; Gharpurey, R.; **Chang, M.C.**; Erdogan, U.; Aggarwal, R.; Mattia, J.P., "RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model, Electron Devices Meeting, 1997. Technical Digest., International , 1997, Page(s): 309 -312

19. Shih, W.-Y.; **Chang, M.-C.**; Havemann, R.H.; Levine, J., "Implication And Solutions For Joule Heating In High Performance Interconnects Incorporating Low-k Dielectrics," VLSI Technology, 1997. Digest of Technical Papers. 1997 Symposium on, Page(s): 83 -84
20. Amerasekera, A.; Ramaswamy, S.; **Mi-Chang Chang**; Duvvury, C., "Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations," Reliability Physics Symposium, 1996. 34th Annual Proceedings., IEEE International , 1996, Page(s): 318 -326
21. Dixit, G.A.; Taylor, K.J.; Singh, A.; Lee, C.K.; Shinn, G.B.; Konecni, A.; Hsu, W.Y.; Brennan, K.; **Mi-Chang Chang**; Havemann, R.H., "An integrated low resistance aluminum plug and low-k polymer dielectric for high performance 0.25 μ m interconnects," VLSI Technology, 1996. Digest of Technical Papers. 1996 Symposium on , 1996, Page(s): 86 -87
22. Liu, W.; Bowen, C.; **Mi-Chang Chang**, "A CAD-compatible non-quasi-static MOSFET model," Electron Devices Meeting, 1996., International , 1996, Page(s): 151 -154
23. Jeng, S.-P.; Taylor, K.; Seha, T.; **Chang, M.-C.**; Fattaruso, J.; Havemann, R.H. "Highly porous interlayer dielectric for interconnect capacitance reduction," VLSI Technology, 1995. Digest of Technical Papers. 1995 Symposium on , 1995, Page(s): 61 -62
24. Shin-Puu Jeng; **Mi-Chang Chang**; Ting, L.; Taylor, K.; Lee, C.; McAnally, P.; Havemann, R.H., "Implementation of low-dielectric-constant materials for ULSI circuit performance improvement," VLSI Technology, Systems, and Applications, 1995. Proceedings of Technical Papers. 1995 International Symposium on , 1995, Page(s): 164 -168
25. Shin-Puu Jeng; **Mi-Chang Chang**; Kroger, T.; McAnally, P.; Havemann, R.H., A planarized multilevel interconnect scheme with embedded low-dielectric-constant polymers for sub-quarter-micron applications," VLSI Technology, 1994. Digest of Technical Papers. 1994 Symposium on , 1994, Page(s): 73 -74
26. Amerasekera, A.; **Chang, M.-C.**; Seitchik, J.A.; Chatterjee, A.; Mayaram, K.; Chern, J.-H., "Self-heating effects in basic semiconductor structures," Devices, Electron IEEE Transactions on , Volume: 40 Issue: 10 , Oct. 1993, Page(s): 1836 -1844
27. **Chang, M.-C.**; Chern, J.-H.; Yang, P., "An accurate grid local truncation error for device simulation," Computer-Aided Design, 1993. ICCAD-93. Digest of Technical Papers., 1993 IEEE/ACM International Conference on , 1993, Page(s): 275 -282
28. **Chang, M.-C.**; Chern, J.-H.; Yang, P., "Efficient and robust path tracing

- algorithm for DC convergence problem,” Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on , May 1993, Page(s): 1635 -1638 vol.3
29. Amerasekera, A.; Chatterjee, A.; **Chang, M.-C.**, “Prediction of ESD robustness in a process using 2D device simulations,” Reliability Physics Symposium, 1993. 31st Annual Proceedings., International , 1993, Page(s): 161 -167
 30. **Mi-Chang Chang**; Jue-Hsien Chern, “Adaptive regridding for high temperature electrothermal device simulations,” VLSI Technology, Systems, and Applications, 1993. Proceedings of Technical Papers. 1993 International Symposium on , 1993, Page(s): 142 -146
 31. **Mi-Chang Chang**; Jue-Hsien Chern; Ping Yang, “Efficient and robust path tracing algorithm for DC convergence problem,” Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on , May 1993, Page(s): 1635 -1638
 32. Saleh, R.A.; Gallivan, K.A.; **Chang, M.-C.**; Hajj, I.N.; Smart, D.; Trick, T.N., “Parallel circuit simulation on supercomputers,” Proceedings of the IEEE , Volume: 77 Issue: 12 , Dec. 1989, Page(s): 1915 –1931
 33. Saleh, R.A.; Gallivan, K.A.; **Chang, M.-C.**; Hajj, I.N.; Smart, D.; Trick, T.N.; “Parallel circuit simulation on supercomputers,” Proceedings of the IEEE , Volume: 77 Issue: 12 , Dec. 1989, Page(s): 1915 -1931
 34. **Mi-Chang Chang**; Hajj, I.N., “iPRIDE: a parallel integrated circuit simulator using direct method,” Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on , 1988, Page(s): 304 –307
 35. Bosshart, P.W.; Hewes, C.R.; Ales, M.D.; **Chang, M.-C.**; Chau, K.K.; Fasham, K.; Hoac, C.C.; Houston, T.W.; Kalyan, V.; Lusky, S.L.; Mahant-Shetti, S.S.; Matzke, D.J.; Ruparel, K.N.; Sexton, J.F.; Shaw, C.-H.; Shridhar, T.; Stark, D.; Lee, “A 553 K-transistor LISP processor chip,” Solid-State Circuits, IEEE Journal of , Volume: 22 Issue: 5 , Oct 1987, Page(s): 808 -819
 36. Bosshart, P.; Hewes, C.; **Mi-Chang Chang**; Kwok-Kit Chau; Hoac, C.; Houston, T.; Kalyan, V.; Lusky, S.; Mahant-Shetti, S.; Matzke, D.; Ruparel, K.; Ching-Hao Shaw; Sridhar, T.; D. Stark; “A 553K-transistor LISP processor chip,” Solid-State Circuits Conference. Digest of Technical Papers. 1987 IEEE International , Volume: XXX , Feb 1987 Page(s): 202 –203
 37. **Mi-Chang Chang**, MS Thesis, "ALGORITHMS FOR TOTALLY SELF-CHECKING SYSTEM DESIGN," University of Wisconsin-Madison, 1983.