

Nano-Watt Ultra-Low-Voltage SAR ADC Design

Chih-Cheng Hsieh

National Tsing Hua University, Taiwan

Outline

- nW SAR ADC Applications
- Optimal Supply Voltage and Design Challenges
- Low Power Design Techniques of SAR ADC
- Conclusions

Outline

- nW SAR ADC Applications
- Optimal Supply Voltage and Design Challenges
- Low Power Design Techniques of SAR ADC
- Conclusions


nW ADC Applications

- Battery-operated/always-on devices
 - Internet of things (IoT)
 - Wireless sensor network (WSN)

- Low power SoC
 - Low-voltage & efficient design
 - Digital design: speed and power tradeoff
 - Analog design: performance degradation


- ADC's requirements for IoT applications [1]
 - Ultra-low power → ultra-low voltage operation (OpAmp not available)
 - Medium conversion rate : kS/s – MS/s
 - Medium resolution : 8b – 14b
 - Good efficiency (FoM)

Nyquist ADCs (2006 – 2017)




[1]


Nyquist ADCs (2006 – 2017)



Best Candidate: SAR ADC (no OpAmp)



Demands of Nano-Watt ADC




Outline

- nW SAR ADC Applications
- Optimal Supply Voltage and Design Challenges
- Low Power Design Techniques of SAR ADC
- Conclusions

Optimal Supply Voltage

- Digital circuit
 - Dynamic power versus leakage
 - Optimal supply: 0.3~0.5V (90nm&40nm)
 - Delay burden
- Analog circuit
 - Reduced supply from 1V to 0.3~0.5V
 - Performance degradation (BW, Gain, Swing)
 - Noise requirement increases
- For low-power SoC (Digital > Analog) consideration
 - Ultra-low voltage (ULV) operation is preferred
 - Assuming single supply operation (no LDO regulator loss)



Low Voltage = Low Power?

□ Digital circuit

- $V_{DD} \downarrow \rightarrow P_{\text{dynamic}} = f_s C V_{DD}^2 \downarrow$ (with same f_s)
- Dynamic power reduction 😊


□ Analog circuit (thermal noise dominated case)

- $V_{DD} \downarrow \rightarrow V_{\text{swing}} \downarrow \rightarrow \text{SNR} \downarrow$
- Reduce V_{DD} by 2 $\rightarrow$ smaller LSB ($\div 2$) $\rightarrow$ SNR -6dB
- To compensate SNR $\rightarrow$ increase C by 4 (noise bandwidth $\downarrow$) $\rightarrow$ no power benefit 😞

□ Secondary effect


- $V_{DD} \downarrow \rightarrow R_{\text{ON}}/R_{\text{OFF}} \uparrow \rightarrow \text{Speed} \downarrow \text{ \& \; Leakage Power } \uparrow$
- Flicker & latch noise in comparator $\rightarrow C \times 4 \neq \text{SNR} + 6\text{dB}$
- **ADC FoM degrades at ULV operation** 😞

Building Blocks of SAR ADC




- ❑ Track & Hold (T/H) : input signal sampling
- ❑ DAC : level shift generation by charge conservation
- ❑ Switches : charge transfer control for DAC
- ❑ Comparator : polarity decision
- ❑ SAR logic : successive approximation operation

Design Challenges of SAR ADC




More Severe Design Challenges @ ULV Operation



Design Challenges of ULV SAR ADC


- T/H
 - Degraded on/off switching performance
- DAC & Switches
 - Degraded settling speed & accuracy
 - Smaller LSB → higher noise requirement → larger C_{unit}
- Comparator
 - Degraded speed
 - Smaller LSB → higher noise requirement
- SAR Logic
 - Larger delay & leakage

ULV Track & Hold (T/H)




- Bootstrapped switch @ sampling
 - Constant overdrive voltage → high linearity & sampling speed
 - Multiple bootstrap ($V_{DD} < 1/2V_{core}$) when necessary (reliability issue)
- Leakage control @ holding
 - Cascade sampling switch & input isolation
 - Negative hold

ULV DAC & Switches




- ❑ Degraded on/off switching performance
 - Degraded settling speed & accuracy
 - Local bootstrapped switch
- ❑ Smaller LSB
 - Matching & kT/C noise requirement → larger C_{total} (C_{unit})
 - **Need efficient methodology for switching energy reduction**

ULV Comparator



- Degraded speed
 - Larger biasing current (dynamic)
- Smaller LSB → higher noise requirement
 - Adding C_{load} for noise bandwidth reduction
 - Noise $\propto \sqrt{C}$, SNR+6dB → noise/2 → $C \times 4$ → $P_{comp} \times 4$
 - Need efficient designs to reduce comparator noise

ULV SAR Logic



- Larger delay & leakage
 - Moderate achievable operation frequency
- SAR logic mainly composed of registers
 - Need efficient implementation

Outline

- nW SAR ADC Applications
- Optimal Supply Voltage and Design Challenges
- Low Power Design Techniques of SAR ADC
- Conclusions

Low Power Design Techniques of SAR ADC

□ Efficient DAC

- DAC switching energy $E_{sw} \propto V_{ref} \times Q_{sw} = V_{ref} \times CV_{sw}$
- Switching energy reduction

□ Efficient Comparator

- Noise $\propto P_{comp}^{0.5}$
- Good tradeoff of power and noise

□ Efficient SAR Logic

- Dynamic power $\propto f_{sw} CV_{DD}^2$ (f_{sw} : switching activity frequency)
- Logic simplification and optimal sizing

Efficient DAC Switching Techniques

- Avoid try-n-error / unnecessary capacitor switching
 - Monotonic switching
 - Aligned switching (subranging architecture)
 - Input range adaption


- Reduce bottom plate swing V_{sw} to $V_{FS}/2$ ($E_{sw} \propto V_{ref} \times CV_{sw}$)
 - Vcm-based switching

- Release extra reference (Vcm) requirement
 - Charge averaging switching

- Dual DAC with double input range ($V_{FS}=2V_{DD}$) $\rightarrow$ bottom plate swing= $V_{FS}/2$
 - Semi-resting & INL splitting DAC switching

Conventional Switching

$$E_{sw} = 682.65 CV^2 @ 10b ADC$$




- Bottom plate sampling
 - Need DAC switching for MSB decision
 - Differential DAC switching → fixed common-mode in conversion
 - 50% code need try-n-error switching operations → energy waste ☹

Monotonic Switching

$$E_{sw} = 255.5 CV^2 @ 10b ADC$$

[5]




- Top-plate sampling with bottom-plate reset to V_{dd}
 - No energy waste for MSB decision 😊
 - Single capacitor switching for every bit conversion (no try-n-error) 😊
 - Common mode voltage shift ☹

Subranging Architecture + Aligned Switching

$$E_{sw} = 69.8 \text{ CV}^2 \text{ (conversion)} + 159.9 \text{ CV}^2 \text{ (reset)} @ 10\text{b ADC}$$


[6]



- Extra 5-bit coarse ADC + 10-bit main ADC
 - Aligned switching to avoid try-n-error energy waste ☺
 - Consume energy in reset phase ☹
 - Require complex two-step operation control & redundancy ☹

Aligned Switching (Detect-and-Skip)

[6]




- Aligned switching skips the unnecessary switching and energy waste 😊
 - Need input level detection

Input Range Adaption (Detect-and-Skip)

$$E_{sw} = 106.2 CV^2 + 20.5 CV^2 \text{ (redundancy) @ 10b ADC}$$

[7]





- Use comparison time to define MSB and MSB-1
 - Reduce the most energy consuming switching 😊
 - No extra coarse ADC (DAC & comparator) 😊
 - Require time-domain foreground calibration & redundancy ☹

Vcm-Based Switching

$$E_{SW} = 170.2 \text{ CV}^2 \text{ @ } 10\text{b ADC}$$

[8]




- Reset bottom plate to Vcm instead of Vdd
 - Reduced bottom plate voltage swing $V_{SW} = V_{FS}/2$ 😊
 - No common-mode voltage shift 😊
 - Additional Vcm supply is required ☹️

Charge-Averaging Switching

$$E_{sw} = 88.6 \text{ CV}^2 \text{ (conversion)} + 255.5 \text{ CV}^2 \text{ (reset) @ 10b ADC}$$

[9]




- Use charge averaging operation to create V_{cm} level
 - No additional V_{cm} supply 😊
 - Reduced switching energy in conversion phase 😊
 - Consume energy in reset phase ☹️

Semi-Resting Switching

$$E_{sw} = 46.2 \text{ CV}^2 \text{ @ } 10\text{b ADC}$$

[10]




- Dual DAC with double input range ($V_{FS} = 2V_{dd}$)
 - Bottom plate voltage swing = $V_{FS}/2$ without Vcm supply 😊
 - No reset power 😊
 - Double V_{LSB} to release noise requirement 😊
 - Foreground calibration is needed ☹️

INL-Splitting Switching

paper 14.6 [11]


$$E_{sw} = 15.87 \text{ CV}^2 \text{ @ 10b ADC}$$



□ Level shift operation


- No switching energy for MSB to MSB-2 comparisons 😊
- Enhanced DNL/INL performance by x4 😊
- On-chip voltage divider for Vcm with redundancy
- Foreground calibration is needed ☹

Input Driver Power Requirement of SR & INLS



- Dual DAC of SR & INLS requires input driver power x2 @ sampling ?
 - Yes, if the design is kT/C noise dominated!
 - No, if it is DAC matching dominated! (This is our case due to the double LSB)
- INL performances of SR & INLS improve by x2 & x4
 - C_{DAC} of SR & INLS can be smaller x4 & x16
 - Input driver power can be reduced by 2 in SR and by 8 in INLS

Switching Energy Comparison



Architecture	Switching Energy(CV^2)*	
	w/o reset	w/i reset
Conventional	682.65 CV^2	682.65 CV^2
Monotonic	255.5 CV^2	255.5 CV^2
Sub-Ranging	69.8 CV^2	229.7 CV^2
IRA	126.7 CV^2	126.7 CV^2
Vcm-based	170.2 CV^2	170.2 CV^2
CAS	88.6 CV^2	344 CV^2
SR	46.2 CV^2	46.2 CV^2
INLS	15.87 CV^2	15.87 CV^2

*Normalized to the same V_{FS} & C_{total}

□ DAC switching energy decreases dramatically with efficient methodologies

Efficient Comparator Techniques

- Only critical decisions in SAR conversion require low-noise comparator
- Enable high-power low-noise comparison only when needed
 - Majority voting → requires critical decision detection
 - Two-step architecture → coarse-fine mismatch
 - Adaptive time-domain comparator → needs optimized time-domain threshold
- Efficient high-performance comparator
 - Bidirectional comparator
 - Cascade input comparator

Majority Voting


[12]

Assumption:

$$P_{\text{comp}} = 4p @ n_{\text{comp}} = 1V_n$$

$$P_{\text{comp}} = 1p @ n_{\text{comp}} = 2V_n$$

p: unit power



- Use multiple votes to suppress the noise
 - Only enabling multiple comparison (high power) at critical decision 😊
 - Reduces comparator power by $\sim 60\%$ 😊
 - Critical decision detection & voting circuit penalty: uncertainty, power, speed 😞

Two-Step Architecture


[13]

Assumption:

$$P_{\text{comp}} = 4p @ n_{\text{comp}} = 1V_n$$

$$P_{\text{comp}} = 1p @ n_{\text{comp}} = 2V_n$$

p: unit power





- Combination of high-noise coarse and low-noise fine ADCs
 - No critical decision detection circuit 😊
 - Reduces comparator power by $\sim 60\%$ 😊
 - Requires redundancy and calibration ☹️

Two-Step + Time Domain Fine ADC

[14]


*Voltage to time converter (VTC)



- Coarse SAR ADC (8bits) + fine TDC (2bits)
 - Small DAC area and routing parasitic 😊
 - Potential for efficient high-resolution time-domain fine ADC 😊
 - TDC penalty: power and calibration ☹️

Two-Step + Majority Voting Architecture



[15]



Method	Noise Requirement	Average Comparison Times	Normalized Energy
0-vote 0C-rd	0.52LSB	12	1
0-vote 1C-rd	0.56LSB	13	0.93
5-vote 1C-rd	0.95LSB	19	0.47
9-vote 1C-rd	1.11LSB	25	0.46

- Normal comparison coarse ADC (8 bits) + Majority voting fine ADC (2 bits)
 - Single comparator without calibration requirement 😊
 - No critical decision detection 😊
 - More comparison times 😞

Adaptive Time-Domain Comparator





- Oscillation-based V-to-T converter + PD with programming threshold
 - Use oscillation cycles to increase VTC gain → reduce input-referred noise
 - Differential threshold window (DTW) to define critical decision
 - Adaptive comparison with optimized power-noise tradeoff 😊
 - Need to find the optimized DTW for FoM performance 😞

Efficient High-Performance Comparator

- Efficient low-noise pre-amplifier design (no adding C_{load})
 - Bi-directional comparator → less energy waste of preamp
 - Cascade input comparator → larger gain of preamp

Bi-directional Comparator


[17]



- Bi-directional output amplification with middle level detection
 - Consumes $0.5CV^2$ energy per comparison (compared to CV^2) 😊
 - Middle level sensing and clock control are required 😞

Cascade Input Comparator


[10]




- Turn-on cascaded input devices sequentially to boost preamp gain 3x
 - No extra power consumption 😊
 - Reduces input referred noise by $\sqrt{2}$ 😊 (extra noise from added devices)
 - Increased signal-dependent input capacitance 😞

Efficiency Comparison

Bi-directional Preamp






Cascade Input Preamp




- Save 50% power compared to the conventional pre-amplifier
 - Bidirectional: same loading capacitance with smaller energy consumption
 - Cascade-input: smaller loading capacitance with higher preamp gain (3x gain, 1.5x faster)

Efficient Comparator Noise Spec Choice



- For 10-bit ADC design
 - To achieve $\text{ENOB} > 9$, the comparator power increases dramatically
 - To implement a comparator with a noise spec < 0.5 LSB is not efficient, due to the quantization noise
- **Tip: choose the quantizer resolution 1 bit higher than the desired ENOB**

Power Distribution Trend of SAR ADC




- Efficient DAC & comparator designs decrease the analog power contribution
 - Digital power consumption > 50% of total power
 - Efficient SAR logic implementation becomes important
 - Need to deal with the delay and leakage issues in ULV operation

Efficient SAR Logic Implementation

- Low power SAR logic
 - ULV operation
 - Simplified register implementation
 - Optimal gate sizing
 - Leakage control

Simplified Register Implementation



- Conventional vs. dynamic shift register
 - 18 transistors vs. 6 transistors
 - Multiple transition vs. single transition per conversion
 - Leakage issue of dynamic logic (low speed limitation)

Optimal Gate Sizing

- Smaller device → less parasitic capacitance ≠ lower power consumption
 - Routing dominates the overall parasitic capacitance

- Rule of thumb → size of MOS ↑
 - $C_{\text{total}} = C_{\text{routing}} + C_{\text{MOS}}$ almost keeps the same
 - $P = CV^2$ almost keeps the same
 - Speed ↑ 😊
 - Mismatch ↓ 😊
 - Noise margin ↑ 😊
 - PVT robustness ↑ 😊
 - Gate leakage ↑ 😞

- **Tip: use large logic gate for better performance with acceptable leakage**

Outline

- nW SAR ADC Applications
- Optimal Supply Voltage and Design Challenges
- Power Reduction Design of SAR ADC
- **Conclusions**

Conclusions

- Ultra-low voltage (ULV) operation is optimal for low-power SoC
- SAR ADC is the best candidate for low-voltage, low-power, medium-speed, moderate-resolution applications
- Design techniques including DAC switching methodologies, efficient comparison, and simplified logic are essential to achieve nW ULV SAR ADCs
- For high-speed high-resolution applications, ULV SAR ADC techniques can be adopted to the hybrid architectures to improve overall power efficiency

References

- [1] B. Murmann, "ADC Performance Survey 1997-2017" [online available]
- [2] B. Murmann, "Digitally Assisted Analog Integrated Circuits," *ACMQUEUE*, vol. 2, issue 1, Apr. 2004.
- [3] A. Burg, et al., "Near- and sub-threshold design for ultra-low-power embedded systems" Winter School on Design Technologies for Heterogeneous Embedded Systems (FETCH), Leysin, Vaud, Switzerland, January 7-9, 2013
- [4] J.-Y. Lin and C.-C. Hsieh, "A 0.3 V 10-bit 1.17f SAR ADC with merge and split switching in 90nm CMOS," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 62, no. 1, pp. 70-79, Jan. 2015.
- [5] C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 731-740, Apr. 2010.
- [6] H.-Y. Tai, Y.-S. Hu, H.-W. Chen, and H.-S. Chen, "A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS," *ISSCC Dig. Tech. Papers*, Feb. 2014, pp. 196-197.
- [7] P.-C. Lee, J.-Y. Lin and C.-C. Hsieh, "A 0.4 V 1.94 fJ/conversion-step 10 bit 750 kS/s SAR ADC with input-range-adaptive switching," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 63, no. 12, pp. 2149-2157, Dec. 2016.
- [8] V. Hariprasath, et al., "Merged capacitor switching based SAR ADC with highest switching energy-efficiency," *Electron. Lett.*, vol. 46, No. 9, pp. 620-621, Apr. 2010.
- [9] C.-Y. Liou and C.-C. Hsieh, "A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS," *ISSCC Dig. Tech. Papers*, pp. 280-281, Feb. 2013.

References

- [10] S.-E. Hsieh and C.-C. Hsieh, "A 0.44fJ/conversion-step 11b 600KS/s SAR ADC with semi-resting DAC," *IEEE Symp. VLSI Circuits*, pp. 1-2, Jun. 2016.
- [11] S.-E. Hsieh and C.-C. Hsieh, "A 0.4V 13-bit 270KSs SAR-ISDM ADC with Opamp-Less Time-Domain Integrator" *ISSCC Dig. Tech. Papers*, Feb. 2018.
- [12] P. Harpe, E. Cantatore and A. van Roermund, "A 2.2/2.7fJ/ conversion-step 10/12b 40kS/s SAR ADC with data-driven noise reduction," *ISSCC Dig. Tech. Papers*, Feb. 2013, pp. 270–271.
- [13] V. Giannini, P. Nuzzo, V. Chironi, A. Baschiroto, G. Van der Plas and J. Craninckx, "An 820 μ W 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS," *ISSCC Dig. Tech. Papers*, pp. 238-610, Feb. 2008.
- [14] Y.-J. Chen and C.-C. Hsieh, "A 0.4V 2.02fJ/Conversion-Step 10-bit Hybrid SAR ADC with time-domain quantizer in 90nm CMOS," *IEEE Symp. VLSI Circuits*, pp. 1-2, Jun. 2014.
- [15] J.-Y. Lin and C.-C. Hsieh, "A 0.3 V 10-bit SAR ADC with first 2-bit guess in 90-nm CMOS," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 3, pp. 562-572, March 2017.
- [16] C.-C. Kao and C.-C. Hsieh, "A 0.5V 12-bit SAR ADC using adaptive time-domain comparator with noise optimization" *Proc. IEEE Asian Solid-State Circuits Conf.* Nov. 2017.
- [17] M. Liu, P. Harpe, R. van Dommel and A. van Roermund, "15.4 A 0.8V 10b 80kS/s SAR ADC with duty-cycled reference generation," *ISSCC Dig. Tech. Papers*, pp. 1-3, Feb. 2015.