

Cheng-Shang Chang and Duan-Shin Lee

# Principles, Architectures and Mathematical Theories of High Performance Packet Switches

ALL RIGHTS RESERVED

Feb. 2006



## Preface

Due to the recent advances in optical transmission technologies, the transmission speed of optical links is much faster than the switching speed of current electronic Internet routers. The challenge is then to find switch architectures that scale with the transmission speed of fiber optics. There are two approaches for this: (i) the electronic approach and (ii) the optical approach. The electronic approach is to use parallel electronic devices to acquire the needed speedup for fiber optics. On the other hand, the optical approach is to explore the possibility of building intelligent logic control directly with optical devices. It is the intent of this book to introduce recent advances in switch architectures from both the electronic approach and the optical approach.

In this book, we will first give a detailed review of existing switch architectures in Chapter 2, including both the output-buffered switches and input-buffered switches that are currently used in most Internet routers. Output-buffered switches, though ideal in the mathematical sense, suffer from the memory accessing speed problem. As such, its speed is in general limited by the memory accessing speed of the state-of-the-art memory technology. To acquire the needed speedup, parallel buffers are needed. Input-buffered switches are built for that purpose. However, as there are parallel input buffers, coordination of of parallel buffers results in a problem of finding “good” matchings. It seems that the matching problem was solved by two great mathematicians, G. Birkhoff [17] and J. von Neumann [163], long before it became a problem in input-buffered switches. The Birkhoff-von Neumann switch, an input-buffered switch that implements the algorithm developed by Birkhoff and von Neumann, achieves the ideal 100% throughput for all admissible traffic.

The load-balanced Birkhoff-von Neumann switches in Chapter 3 eliminate the need for finding “good” matchings in input-buffered switches. They are, therefore, much more scalable than input-buffered

switches. The idea of the load-balanced Birkhoff-von Neumann switches is quite simple. In such a switch, parallel buffers are placed between two switch fabrics. The first switch fabric performs load balancing so that the traffic coming to the parallel buffers is uniform, and thus can be easily switched by the second switch fabric. As there are multiple routing paths through the load-balanced Birkhoff-von Neumann switches, packets in such switches may be delivered out of sequence. In Chapter 3, we shall introduce several variants in the literature that address the out-of-sequence problem in such switches.

Chapter 4 is a short chapter. There we introduce the concept of quasi-circuit switching. Traditionally, circuit switching is used for quality of service, while packet switching is used for bandwidth sharing. Quasi-circuit switching is a concept that falls in between packet switching and circuit switching, and thus can be viewed as a performance compromise between packet switching and circuit switching. The advantage of quasi-circuit switching is that quasi-circuit switches can be built with less complexity by using the load-balanced Birkhoff-von Neumann switches.

In Chapter 5, we introduce the optical approach. The key problem with optical packet switches is the lack of inexpensive memory. We start from an optical memory cell that is capable of storing one fixed-size packet. Then we use that as a basic building block to construct various optical queues, including time slot interchanges, First-In-First-Out (FIFO) multiplexers, FIFO queues, linear compressors, non-overtaking delay lines, and priority queues. The most interesting part of such a development is its connection to classical switching theory. For instance, linear compressors are connected to banyan networks, and non-overtaking delay lines and FIFO queues are connected to Benes networks.

This book is the result of courses developed in packet switch architectures at National Tsing Hua University. The material in this book can serve as a basis for a semester-long graduate level course that covers all the chapters in this book. Readers are recommended to take an undergraduate course in *computer networks* as a prerequisite. Also, for some of the mathematical theories in the book, it might be helpful to have some knowledge of *linear algebra (matrices)*, *differential equations*, *discrete math (graphs)* and *elementary probability*.

Several chapters of this book were rewritten from papers jointly coauthored with our colleagues and students in the last seven years.

For this, we gratefully thank Wen-Jyh Chen, Yi-Ting Chen, Jay Cheng, Ching-Te Chiu, Hsien-Chen Chiu, Chih-Chieh Chou, Hsiang-Yi Huang, Yi-Shean Jou, Issac Keslassy, Ching-Ming Lien, Nick McKown, Ying-Ju Shih, Chih-Ying Tu, Chao-Kai Tu, Chao-Lin Yu, and Chi-Yao Yue. We give special thanks to Jay Cheng and Anne Bouillard for carefully reviewing an earlier draft and Yu-Hao Hsu for setting up the Web site

<http://gibbs.ee.nthu.edu.tw/COM5353.htm>

that contains slides and solutions for several sets of problems in the book. We are also grateful to the National Science Council and the Ministry of Education, Taiwan, R.O.C., for support of much of the work under the Program for Promoting Academic Excellence of Universities NSC 94-2752-E-007-002-PAE, and the National Innovative Communication Education Program.

Hsinchu, Feb. 2006

*Cheng-Shang Chang and Duan-Shin Lee*



# Table of Contents

<b>1. Introduction</b> .....	1
1.1 The Internet .....	1
1.2 IP routers .....	3
1.3 Switch fabrics .....	5
1.4 Circuit switching, packet switching, and quasi-circuit switching .....	8
1.5 Optical packet switches .....	9
<b>2. Basic Architectures and Principles of Packet Switches</b>	11
2.1 Output-buffered switches .....	11
2.1.1 Shared memory switch and shared medium switch	11
2.1.2 Lindley equation .....	13
2.1.3 Average queue length .....	16
2.1.4 Little's formula .....	19
2.2 Input-buffered switches .....	21
2.2.1 Fundamental limits on achievable rates of input- buffered switches .....	23
2.2.2 Head-of-line blocking .....	24
2.2.3 Virtual output queueing .....	26
2.2.4 Round-robin matching .....	29
2.2.5 SLIP .....	31
2.3 Birkhoff-von Neumann switches .....	34
2.3.1 The decomposition algorithm .....	35
2.3.2 The on-line scheduling algorithm .....	39
2.3.3 Rate guarantees .....	43
2.3.4 Framing .....	47
2.3.5 Maximum weighted matching algorithm .....	53
2.4 Three-stage constructions of switch fabrics .....	57
2.4.1 Clos networks .....	57
2.4.2 Rearrangeable networks .....	59

2.4.3	Benes networks . . . . .	66
2.5	Two-stage constructions of switch fabrics . . . . .	69
2.5.1	The X2 construction . . . . .	70
2.5.2	Banyan networks . . . . .	72
2.5.3	CU nonblocking switches . . . . .	74
2.5.4	Bitonic sorters and Batcher sorting networks . . . . .	79
2.5.5	Batcher-banyan networks and three-phase switches . . . . .	83
2.5.6	Concentrators . . . . .	87
2.5.7	Mirror image of two-stage constructions . . . . .	89
2.6	Exact emulation . . . . .	91
2.6.1	Crosspoint buffers . . . . .	91
2.6.2	Parallel buffers . . . . .	92
2.6.3	Combined input output queuing . . . . .	93
2.7	Knockout switches . . . . .	97
2.7.1	The Knockout principle . . . . .	98
2.7.2	$L$ -to-1 multiplexer . . . . .	99
2.7.3	Fast Knockout concentrator . . . . .	102
2.8	Notes . . . . .	105
<b>3.</b>	<b>Load Balanced Birkhoff-von Neumann switches . . . . .</b>	<b>125</b>
3.1	Load balanced Birkhoff-von Neumann switches: one-stage buffering . . . . .	126
3.1.1	The switch architecture . . . . .	128
3.1.2	Ergodicity . . . . .	133
3.1.3	Uniform i.i.d. traffic model . . . . .	136
3.1.4	Uniform bursty traffic model . . . . .	138
3.1.5	Simulation . . . . .	141
3.1.6	Further reduction of the requirement of the memory speed . . . . .	144
3.2	Switch fabrics in the load-balanced Birkhoff-von Neumann switches . . . . .	145
3.2.1	Construction by the banyan network . . . . .	146
3.2.2	Recursive construction of the symmetric TDM switches . . . . .	147
3.3	Load balanced Birkhoff-von Neumann switches: multi-stage buffering . . . . .	151
3.3.1	The FCFS output-buffered switch . . . . .	154
3.3.2	The load-balancing buffer . . . . .	156
3.3.3	The central buffer under FCFS . . . . .	159



3.3.4	The resequencing-and-output buffer . . . . .	162
3.3.5	The EDF scheme . . . . .	165
3.3.6	The Full Ordered Frames First scheme . . . . .	167
3.4	Guaranteed rate services with the earliest eligible time first policy . . . . .	169
3.4.1	Maximum time to depart from the second switch fabric . . . . .	172
3.4.2	Maximum time to depart from the whole switch .	175
3.5	Frame based schemes . . . . .	178
3.5.1	Regulated inputs . . . . .	182
3.5.2	Input-buffered switches with head-of-line blocking	184
3.6	Mailbox switches . . . . .	188
3.6.1	Generic mailbox switch . . . . .	189
3.6.2	Mailbox switch with cell indexes . . . . .	191
3.6.3	Mailbox switch with a limited number of forward tries . . . . .	192
3.6.4	Mailbox switch with limited numbers of forward and backward tries . . . . .	193
3.6.5	Exact analysis for the throughput with $\delta = 0$ . . . .	193
3.6.6	Exact analysis for the throughput with $\delta = \infty$ . . .	195
3.6.7	Approximation for the throughput with $0 < \delta < \infty$	198
3.6.8	Simulation Study . . . . .	201
3.7	Finite central buffers . . . . .	208
3.7.1	Sizing the central buffers . . . . .	209
3.7.2	Round-robin policy for multiple VOQs at input buffers . . . . .	212
3.7.3	Non-ergodic mode . . . . .	215
3.7.4	The effect of randomness for the non-ergodic mode	216
3.8	Notes . . . . .	220
<b>4.</b>	<b>Quasi-circuit switching and quasi-circuit switches . . .</b>	<b>233</b>
4.1	Quasi-circuit switching . . . . .	234
4.1.1	Definitions and basic properties . . . . .	234
4.1.2	Networks of quasi-circuit switches . . . . .	240
4.2	Recursive construction of quasi-circuit switches . . . . .	242
4.2.1	Clos quasi-circuit switches . . . . .	242
4.2.2	Benes quasi-circuit switches . . . . .	246
4.3	Lossy quasi-circuit switches . . . . .	249

4.3.1	Statistical multiplexing gain in high speed switching .....	250
4.3.2	Inferring QoS via the average link utilization ....	253
4.4	Notes .....	256
<b>5.</b>	<b>Optical packet switches</b> .....	<b>263</b>
5.1	Optical memory cells and SDL elements .....	263
5.2	Time slot interchange .....	267
5.2.1	Optical time slot interchange by serial/parallel conversion .....	267
5.2.2	Optical Clos time slot interchange .....	269
5.2.3	Optical Benes time slot interchange .....	271
5.3	2-to-1 buffered multiplexers with switched delay lines ..	277
5.3.1	Prioritized concentrator .....	280
5.3.2	Recursive construction .....	281
5.3.3	Inductive proof of Theorem 5.3.4 .....	287
5.4	$N$ -to-1 buffered multiplexers with switched delay lines .	291
5.4.1	Prioritized concentrator .....	294
5.4.2	Recursive construction of $N$ -to-1 multiplexers ...	295
5.4.3	Self-routing optical multiplexers .....	301
5.4.4	Proof of Theorem 5.4.5 .....	303
5.5	FIFO multiplexers with variable length bursts .....	310
5.5.1	Cell contiguity problem .....	310
5.5.2	The overall multiplexer architecture .....	312
5.5.3	The cell scheduling algorithm .....	314
5.5.4	Delay bound .....	321
5.6	FIFO queues .....	326
5.6.1	A naive construction of FIFO queues with optical memory cells .....	328
5.6.2	The main idea of the construction .....	329
5.6.3	Three-stage constructions .....	330
5.6.4	Extensions of FIFO queues .....	336
5.6.5	Proof of Theorem 5.6.2 .....	337
5.7	Building optical queues from classical switching theory .	342
5.7.1	Flexible delay lines, non-overtaking delay lines and Linear compressors .....	343
5.7.2	Mirror image and linear decompressor .....	349
5.7.3	A two-stage construction of a linear compressor .	350

5.7.4	A three-stage construction of a non-overtaking delay line .....	355
5.7.5	A three-stage construction of a flexible delay line	360
5.7.6	Constructions of flexible delay lines by Cantor Networks .....	363
5.8	Priority Queues .....	367
5.8.1	Complementary Priority Queues .....	370
5.8.2	Constructions of Complementary Priority Queues	373
5.9	Notes .....	375
<b>References</b> .....		<b>389</b>
<b>Index</b> .....		<b>399</b>